Abstract
Floating-point unit (FPU) verification is a known challenge, due to the variety of corner cases both in its data path and control flow. We have identified a gap in the coverage of FP corner cases that combine special data and control scenarios. We propose a solution based on combining the deep FP knowledge of a special FP test generator with the strength of a general-purpose test generator. We present a novel FP testing knowledge package (FPTK) that consists of a weighted set of FP scenarios. We explain the flow of combining the existing tools with the FPTK and demonstrate its effect.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Nelson, H.F.: Beebe’s IEEE754 Floating-Point test software, http://www.math.utah.edu/~beebe/software/ieee
Floating-Point Test Suite for IEEE 754R Standard, https://www.research.ibm.com/haifa/projects/verification/fpgen/ieeets.html
Aharon, A., Goodman, D., Levinger, M., Lichtenstein, Y., Malka, Y., Metzger, C., Molho, M., Shurek, G.: Test Program Generation for Functional Verification of PowerPC Processors in IBM. In: Proceedings of the 32th Design Automation Conference, pp. 279–285 (1995)
Arbetman, Y., Levinger, M., Fournier, L.: Functional Verification Methodology of Microprocessors Using the Genesys Test Program Generator. Application to the x86 Microprocessors Family. In: Proceedings of the Design, Automation, and Test in Europe (DATE 1999), pp. 434–441 (1999)
Naveh, Y., Rimon, M., Jaeger, I., Katz, Y., Vinov, M., Marcus, E., Shurek, G.: Constraint-biased Random Stimuli Generation for Hardware Verification. AI Magazine 28(2), 13–30 (2007)
Chandra, A., Iyengar, V., Jameson, D., Jawalekar, R., Nair, I., Rosen, B., Mullen, M., Yoon, J., Armoni, R., Geist, D., Wolfsthal, Y.: AVPGEN - a test generator for architecture verification. IEEE Transaction on Very Large Scale Integration (VLSI) Systems 3(2), 157–172 (1995)
Aharoni, M., Asaf, S., Fournier, L., Koyfman, A., Nagel, R.: FPgen - A Test Generation Framework for Datapath Floating-Point Verification. In: Proc. IEEE International High Level Design Validation and Test Workshop 2003, HLDVT 2003 (2003)
Parks, M.: Number-theoretic Test Generation for Directed Rounding. In: Proc. Computer Arithmetic, pp. 241–248 (1999)
Kahan, W.: A test for Correctly Rouned SQRT, http://www.eecs.berkeley.edu/~wkahan/SQRT.ps
McFearin, L., Matula, D.: Generation and Analisys of Hard to Round Cases for Binary FP Division. In: Proc. Computer Arithmetic, pp. 119–126 (2001)
Rimon, M., Lichtenstein, Y., Adir, A., Jaeger, I., Vinov, M., Johnson, S., Jani, D.: Addressing Test Generation Challenges for Configurable Processor Verification. In: 2006 IEEE International High-Level Design Validation and Test Workshop (2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Aharony, M., Gofman, E., Guralnik, E., Koyfman, A. (2012). Injecting Floating-Point Testing Knowledge into Test Generators. In: Eder, K., Lourenço, J., Shehory, O. (eds) Hardware and Software: Verification and Testing. HVC 2011. Lecture Notes in Computer Science, vol 7261. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-34188-5_20
Download citation
DOI: https://doi.org/10.1007/978-3-642-34188-5_20
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-34187-8
Online ISBN: 978-3-642-34188-5
eBook Packages: Computer ScienceComputer Science (R0)