Abstract
Accurate high-frequency interconnect models are needed for the precise estimation of signal delays, crosstalk, and energy losses in complex on-chip communication structures, such as hierarchical bus architectures and networks-on-chip. In this chapter we introduce a computationally-efficient wide-bandwidth characterization method based on an incremental extrapolation of S-parameters for arbitrary interconnect structures. Our method defines a systematic set of a priori parameter extractions and performs on-demand multistep extrapolations for interconnect segments with specified wire length, widths, spacings, metal layer, and neighboring routing information. Experimental evaluations show a maximum absolute error of less than 2·10− 2 (magnitude) and 7 degrees (angle) between our model and an industry-standard full-wave field simulator for a 90-nm CMOS process. We consistently enforce the passivity of the admittance matrices for each set of measured or generated parameters to eliminate the possible errors introduced during parameter measurements and extrapolation. Circuit-level simulations with the extrapolated model show a maximum signal delay error of less than 12.5% across multiple metal layers and wire configurations.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Ansoft Corp.: HFSS: 3D Full-wave Electromagnetic Field Simulation (September 2008), http://www.ansoft.com/products/hf/hfss
Cadence Design Systems: Virtuoso Spectre Circuit Simulator User Guide, product Version 5.1.41 (July 2004)
Cong, J.: An Interconnect-Centric Design Flow for Nanometer Technologies. Proceedings of the IEEE 89, 505–528 (2001)
Deutsch, A., Coteus, P.W., Kopcsay, G.V., Smith, H.H., Surovic, C.W., Krauter, B.L., Edelstein, D.C., Restle, P.J.: On-Chip Wiring Design Challenges for Gigahertz Operation. Proceedings of the IEEE 89(4), 529–555 (2001)
Devarayanadurg, G.V., Soma, M.: An interconnect model for arbitrary terminations based on scattering parameters. Analog Integrated Circuits and Signal Processing 5, 31–45 (1994)
Gustavsen, B., Semlyen, A.: Enforcing Passivity for Admittance Matrices Approximated by Rational Functions. IEEE Trans. on Power Systems 16(1), 97–104 (2001)
Heinrich, W., Beilenhoff, K., Mezzanotte, P., Roselli, L.: Optimum Mesh Grading for Finite-Difference Method. IEEE Trans. on Microwave Theory and Techniques 44(9), 1569–1574 (1996)
Hill, V., Farle, O., Dyczij-Edlinger, R.: A Stabilized Multilevel Vector Finite-Element Solver for Time-Harmonic Electromagnetic Waves. IEEE Trans. on Microwave Theory and Techniques 39(3), 1203–1206 (2003)
Huang, C.C.: Using S parameters for signal integrity analysis. eeDesign (EE Times EDA News) (February 2004)
Jahn, S., Margraf, M., Habchi, V., Jacob, R.: The Qucs Project: Technical Papers (November 2008), http://qucs.sourceforge.net/tech/technical.html
Jiao, D., Mazumder, M., Chakravarty, S., Dai, C., Kobrinsky, M., Harmes, M., List, S.: A novel technique for full-wave modeling of large-scale three-dimensional high-speed on/off-chip interconnect structures. In: International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp. 39–42 (September 2003)
Kamon, M., Tsuk, M., White, J.: FastHenry: A Multipole-Accelerated 3D Inductance Extraction Program. IEEE Trans. on Microwave Theory and Techniques 42(9), 1750–1758 (1994)
Kaul, H., Sylvester, D., Blaauw, D.: Performance Optimization of Critical Nets Through Active Shielding. IEEE Trans. on Circuits and Systems I: Regular Papers 51(12), 2417–2435 (2004)
Loyer, J.: S-parameters and digital-circuit design. EDN Magazine (February 2003)
Mezhiba, A.V., Friedman, E.G.: Properties of On-Chip Inductive Current Loops. In: Great Lakes Symp. on VLSI (GLSVLSI), pp. 12–17 (April 2002)
Moll, F., Roca, M.: Interconnection Noise in VLSI Circuits. Kluwer, Dordrecht (2004)
Nabors, K., White, J.: FastCap: A Multipole-Accelerated 3D Capacitance Extraction Program. IEEE Trans. on Computer-Aided Design (CAD) of Integrated Circuits and Systems 21(11), 50–62 (1991)
Naishadham, K., Misra, P.: Order Recursive Method of Moments (ORMoM) for Iterative Design Applications. IEEE Trans. on Microwave Theory and Techniques 44(12), 2595–2604 (1996)
Pamunuwa, D.: Modelling and Analysis of Interconnects for Deep Submicron Systems-on-Chip. Ph.D. thesis, Royal Inst. of Technology, Stockholm, Sweden (2003)
Rabaey, J.M., Chandrakasan, A., Nikolić, B.: Digital Integrated Circuits. In: A Design Perspective, 2nd edn. Prentice Hall, Upper Saddle River (2003)
Ruehli, A.E., Cangellaris, A.C.: Progress in the Methodologies for the Electrical Modeling of Interconnects and Electronic Packages. Proceedings of the IEEE 89(5), 740–771 (2001)
Ruehli, A.E., Heeb, H.: Challenges and Advances in Electrical Interconnect Analysis. In: Design Automation Conf. (DAC), Anaheim, California, pp. 460–465 (June 1992)
Shepard, K.L., Zian, T.: Return-Limited Inductances: A Practical Approach to On-Chip Inductance Extraction. IEEE Trans. on Computer-Aided Design (CAD) of Integrated Circuits and Systems 19(4), 425–436 (2000)
Triverio, P., Grivet-Talocia, S., Nakhala, M.S., Canavero, F.G., Achar, R.: Stability, Causality, and Passivity in Electrical Interconnect Models. IEEE Trans. on Advanced Packaging 30(4), 795–808 (2007)
Wong, S.C., Lee, T.G.Y., Ma, D.J., Chao, C.J.: An Empirical Three-Dimensional Crossover Capacitance Model for Multilevel Interconnect VLSI Circuits. IEEE Trans. on Semiconductor Manufacturing 13(2), 219–227 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 IFIP International Federation for Information Processing
About this paper
Cite this paper
Bacinschi, P.B., Glesner, M. (2011). A Multistep Extrapolated S-Parameter Model for Arbitrary On-Chip Interconnect Structures. In: Becker, J., Johann, M., Reis, R. (eds) VLSI-SoC: Technologies for Systems Integration. VLSI-SoC 2009. IFIP Advances in Information and Communication Technology, vol 360. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-23120-9_9
Download citation
DOI: https://doi.org/10.1007/978-3-642-23120-9_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-23119-3
Online ISBN: 978-3-642-23120-9
eBook Packages: Computer ScienceComputer Science (R0)