DIEF: An Accurate Interference Feedback Mechanism for Chip Multiprocessor Memory Systems

  • Magnus Jahre
  • Marius Grannaes
  • Lasse Natvig
Conference paper

DOI: 10.1007/978-3-642-11515-8_22

Volume 5952 of the book series Lecture Notes in Computer Science (LNCS)
Cite this paper as:
Jahre M., Grannaes M., Natvig L. (2010) DIEF: An Accurate Interference Feedback Mechanism for Chip Multiprocessor Memory Systems. In: Patt Y.N., Foglia P., Duesterwald E., Faraboschi P., Martorell X. (eds) High Performance Embedded Architectures and Compilers. HiPEAC 2010. Lecture Notes in Computer Science, vol 5952. Springer, Berlin, Heidelberg

Abstract

Chip Multi-Processors (CMPs) commonly share hardware-controlled on-chip units that are unaware that memory requests are issued by independent processors. Consequently, the resources a process receives will vary depending on the behavior of the processes it is co-scheduled with. Resource allocation techniques can avoid this problem if they are provided with an accurate interference estimate. Our Dynamic Interference Estimation Framework (DIEF) provides this service by dynamically estimating the latency a process would experience with exclusive access to all hardware-controlled, shared resources. Since the total interference latency is the sum of the interference latency in each shared unit, the system designer can choose estimation techniques to achieve the desired accuracy/complexity trade-off. In this work, we provide high-accuracy estimation techniques for the on-chip interconnect, shared cache and memory bus. This DIEF implementation has an average relative estimate error between -0.4% and 4.7% and a standard deviation between 2.4% and 5.8%.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer-Verlag Berlin Heidelberg 2010

Authors and Affiliations

  • Magnus Jahre
    • 1
  • Marius Grannaes
    • 1
  • Lasse Natvig
    • 1
  1. 1.Norwegian University of Science and Technology