Abstract
Network processors have been developed to ease the implementation of new network protocols in high-speed routers. Being embedded in network interface cards, they enable extended packet processing at link speed as is required, for instance, for active network nodes. Active network nodes start using network processors for extended packet processing close to the link. The control and configuration of high-performance active network nodes with network processors such that new services can benefit from the additional processing capacity offered is nontrivial since the complexity to configure a node while providing sufficient level of abstraction is hard to master. In this paper, we present PromethOS NP which is a modular and flexible router architecture that provides a framework for dynamic service extension by plugins with integrated support of network processors, namely the IBM PowerNP 4GS3 network processor. We briefly introduce the PowerNP architecture in order to show how our active networking framework maps onto this network processor and provide results from performance measurements. Owing to architectural similarities of network processors, we believe that our considerations are also valid for other network processors.
This work is partially sponsored by the Swiss Federal Institute of Technology (ETH) Zürich and the Swiss Federal Office for Education and Science (BBW Grant 99.0533). PromethOS v1 has been developed by ETH as a partner in IST Project FAIN (IST-1999-10561). We would like to acknowledge the great support received from the IBM Zurich Research Laboratory.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Bossardt, M., Ruf, L., Stadler, R., Plattner, B.: A service deployment architecture for heterogeneous active network nodes. In: IFIP International Conference on Intelligence in Networks (SmartNet) (April 2002)
The FAIN Consortium. D7: Final Active Network Architecture and Design (2003)
Haas, R., Jeffries, C., Kencl, L., Kind, A., Metzler, B., Pletka, R., Waldvogel, M., Freléchoux, L., Droz, P.: Creating advanced functions on network processors: Experience and perspectives. IEEE Network 17(4) (July 2003)
Hubert, B., et al.: Linux Advanced Routing & Traffic Control (2003), http://lartc.org
IBM Corp. IBM PowerNP NP4GS3 databook (2002), http://www.ibm.com
IBM Corp. LinleyBench 2002 test results, IBM PowerNP NP4GS3 (2002), http://www.chips.ibm.com/techlib
Karlin, S., Peterson, L.: VERA:Anextensible router architecture. In: Proceedings of the 4th International Conference on Open Architectures and Network Programming (OPENARCH), April 2001, pp. 3–14 (2001)
Keller, R., Ruf, L., Guindehi, A., Plattner, B.: PromethOS:A dynamically extensible router architecture supporting explicit routing. In: Sterbenz, J.P.G., Takada, O., Tschudin, C.F., Plattner, B. (eds.) IWAN 2002. LNCS, vol. 2546, pp. 20–31. Springer, Heidelberg (2002)
Kind, A., Pletka, R., Stiller, B.: The potential of just-in-time compilation in active networks based on network processors. In: Proceedings of IEEE OPENARCH, June 2002, pp. 79–90 (2002)
Mackenzie, K., Shi, W., McDonald, A., Ganev, I.: An Intel IXP1200-based network interface. In: Proceedings of the Workshop on Novel Uses of System Area Networks at HPCA (SAN-2 2003) (2003)
Russell, P.R.: The NetFilter Project (2003), http://www.netfilter.org
Shah, N., Plishker, W., Keutzer, K.: NP-Click: A programming model for the Intel IXP1200. In: Proceedings of 9th International Symposium on High Performance Computer Architectures (HPCA), 2nd Workshop on Network Processors (February 2003)
Spalink, T., Karlin, S., Peterson, L., Gottlieb, Y.: Building a robust software-based router using network processors. In: Proceedings of the 18th ACM Symposium on Operating Systems Principles (SOSP), October 2001, pp. 216–229 (2001)
Sterbenz, J.P.G.: Intelligence in Future Broadband Networks: Challenges and Opportunities in High-Speed Active Networking. In: Proceedings of IEEE International Zürich Seminar on Broadband Communications (IZS 2002) (February 2002)
Takahashi, N., Miyazaki, T., Murooka, T.: APE: Fast and secure active networking architecture for active packet editing. In: Proceedings of IEEE OPENARCH 2002, June 2002, pp. 104–113 (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 IFIP International Federation for Information Processing
About this paper
Cite this paper
Ruf, L., Pletka, R., Erni, P., Droz, P., Plattner, B. (2004). Towards High-Performance Active Networking. In: Wakamiya, N., Solarski, M., Sterbenz, J. (eds) Active Networks. IWAN 2003. Lecture Notes in Computer Science, vol 2982. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-24715-9_4
Download citation
DOI: https://doi.org/10.1007/978-3-540-24715-9_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-21250-8
Online ISBN: 978-3-540-24715-9
eBook Packages: Springer Book Archive