Abstract
We present a novel heap-based priority queue structure for hardware implementation which is employed by a wavelet-based image encoder. The architecture exploits efficient use of FPGA’s on-chip dual port memories in an adaptive manner. By using 2x clock speed we created 4 memory ports along with intelligent data concatenation of parents and children queue elements, as well as an index-aware system linked to each key in the queue. These innovations yielded in cost effective enhanced memory access. The memory ports are adaptively assigned to different units during different computation phases of operations in a manner to optimally take advantage of memory access required by that phase. We designed this architecture to incorporate in our Adaptive Scanning of Wavelet Data (ASWD) module which reorganizes the wavelet coefficients into locally stationary sequences for a wavelet-based image encoder. We validated the hardware on an Altera’s Stratix IV FPGA as an IP accelerator in a Nios II processor based System on Chip. The architectural innovations can also be exploited in other applications that require efficient hardware implementations of priority queue. We show that our architecture at 150MHz can provide 45X speedup compared to an embedded ARM Cortex-A9 processor at 666MHz.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Öktem, L.: Hierarchical enumerative coding and its applications in image compression. PhD thesis, Tampere University of Technology (November 1999)
Öktem, L., Astola, J.: Hierarchical enumerative coding of locally stationary binary data. Electronics Letters 35(17) (August 1999)
Taubman, D.S., Marcellin, M.W.: JPEG2000: Image Compression Fundamentals, Standards, and Practice. Kluwer Academic Publishers (November 2001)
Haapala, K., Lappalainen, K., Hämäläinen, T.: Microprocessors and Microsystems (2005)
Vatolin, D., Moskvin, A., Petrov, O., Trunichkin, N.: JPEG 2000 Image Codecs Comparison (September 2005)
Wang, Z., Bovik, A.C., Sheikh, H.R., Simoncelli, E.P.: Image quality assessment: From error visibitily to structural similarity. IEEE Trans. Signal Process 13(4) (April 2004)
Vatolin, D., Moskvin, A., Petrov, O., Trunichkin, N.: MSU Video Quality Measurement Tool 3.0 (July 2011)
Cormen, T.H., Leiserson, C.E., Rivest, R.L., Stein, C.: Introduction to Algorithms, 3rd edn. The MIT Press (2009)
Shapiro, J.M.: Embedded image coding using zerotrees of wavelet coefficients. IEEE Trans. Signal Process 41, 3445–3462 (1993)
Servetto, S.D., Ramhandran, K.: Image coding based on a morphological representation of wavelet data. IEEE Trans. Image Proc. 8(9), 1161–1174 (1999)
Bhagwan, R., Lin, B.: Fast and scalable priority queue architecture for high-speed network switches. In: INFOCOM 2000, vol. 2, pp. 538–547 (2000)
W.M. Zabołotny. Dual port memory based heapsort implementation for fpga. In: SPIE 2011 (2011)
Suzuki, M., Minami, K.: Concurrent heap-based network sort engine - toward enabling massive and high speed per-flow queuing. In: IEEE International Conference on Communications, ICC 2009, pp. 1–6 (2009)
Bai, Y., Ahmed, S.Z., Granado, B.: FPGA implementation of hierarchical enumerative coding for locally stationary image source. In: FPL, pp. 1–6 (2013)
Marcelino, R., Neto, H.C., Cardoso, J.M.P.: A comparison of three representative hardware sorting units. In: Industrial Electronics, IECON 2009 (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Bai, Y., Ahmed, S.Z., Granado, B. (2014). Accelerating Heap-Based Priority Queue in Image Coding Application Using Parallel Index-Aware Tree Access. In: Goehringer, D., Santambrogio, M.D., Cardoso, J.M.P., Bertels, K. (eds) Reconfigurable Computing: Architectures, Tools, and Applications. ARC 2014. Lecture Notes in Computer Science, vol 8405. Springer, Cham. https://doi.org/10.1007/978-3-319-05960-0_4
Download citation
DOI: https://doi.org/10.1007/978-3-319-05960-0_4
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-05959-4
Online ISBN: 978-3-319-05960-0
eBook Packages: Computer ScienceComputer Science (R0)