Abstract
In this chapter, design solutions which lead to the development of a new rail-to-rail CMOS input stage with a constant-g m and without the need for matching n-channel transistors to p-channel transistors are presented[54].1The design goals are the same as discussed in Chapter III: to develop a bias circuit which produces bias currentsI nandI pin such a way that the total transconductance of the n-and p-channel differential pairs is constant over the entire common mode range.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1995 Springer Science+Business Media New York
About this chapter
Cite this chapter
Sakurai, S., Ismail, M. (1995). Robust Bias Circuit Techniques. In: Low-Voltage CMOS Operational Amplifiers. The Springer International Series in Engineering and Computer Science, vol 290. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2267-6_4
Download citation
DOI: https://doi.org/10.1007/978-1-4615-2267-6_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-5956-2
Online ISBN: 978-1-4615-2267-6
eBook Packages: Springer Book Archive