Abstract
This chapter discusses design techniques for implementing charge pumps in integrated circuits. Charge pumps are composed of transfer transistors and capacitors. Realistic design needs to take parasitic components such as threshold voltages of the transfer transistors and parasitic capacitance at each of both terminals into account. In order to decrease the pump area and to increase the current efficiency, some techniques such as threshold voltage canceling and faster clocking are presented. Since the supply current has a frequency component as high as the operating clock, noise reduction technique is another concern for pump design. In addition to design technique for individual pump, system level consideration is also important, since there are usually more than one charge pump in a chip. Area reduction can be also done for multiple charge pump system where all the pumps do not work at the same time. Wide supply voltage range operation and stand-by pump design are also discussed.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Charge Pump Design
Palumbo G, Pappalardo D (2010) Charge pump circuits: an overview on design strategies and topologies. IEEE Circ Syst Mag 10(1):31–45
Pan F, Samaddar T (2006) Charge pump circuit design, ISBN 0-07-147045-X. McGraw-Hill, New York
V T Canceling Design
Bloch M, Lauterbauch C, Weber W (1998) High efficiency charge pump circuit for negative high voltage generation at 2 V supply voltage. In: IEEE European solid-state circuits conference, pp 100–103
D’Arrigo S, Imondi G, Santin G, Gill M, Cleavelin R, Spaglicca S, Tomassetti E, Lin S, Nguyen A, Shah P, Savarese G, McElroy D (1989) A 5 V-only 256 k bit CMOS flash EEPROM. In: ISSCC digest of technical papers, pp 132–133, Feb 1989
Favrat P, Deval P, Declercq J (1998) A high-efficiency CMOS voltage doubler. IEEE J Solid State Circ 33(3):410–416
Javanifard J, Tanadi T, Giduturi H, Loe K, Melcher RL, Khabiri S, Hendrickson NT, Proescholdt AD, Ward DA, Taylor MA (2008) A 45 nm self-aligned-contact process 1Gb NOR flash with 5 MB/s program speed. In: IEEEinternational solid-state circuits conference, pp 424–425
Kuriyama M et al (1992) A 5 V-only 0.6 μm flash EEPROM with row decoder scheme in tripple-well structure. In: ISSCC digest of technical papers, pp 152–153
Sawada K, Sugawara Y, Masui S (1995) An on-chip high-voltage generator circuit for EEPROMs with a power supply voltage below 2 V. In: Digest of technical papers, symposium on VLSI circuits, pp 75–76, June 1995
Shin J, Chung IY, Park YJ, Min HS (2000) A new charge pump without degradation in threshold voltage due to body effect. IEEE J Solid State Circ 35(8):1227–1230
Umezawa A, Atsumi S, Kuriyama M, Banba H, Imamiya K, Naruke K, Yamada S, Obi E, Shikiri MO, Suzuki T, Tanaka S (1992) A 5 V-only operation 0.6 μm flash EEPROM with row decoder scheme in triple-well structure. IEEE J Solid State Circ 27(11):1540–1546
Wu J, Chang K (1998) MOS charge pumps for low-voltage operation. IEEE J Solid State Circ 33(4):592–597
Switching Diode Design
Kobayashi S, Mihara M, Miyawaki Y, Ishii M, Futatsuya T, Hosogane A, Ohba A, Terada Y, Ajika N, Kunori Y, Yuzuriha K, Hatanaka M, Miyoshi H, Yoshihara T, Uji Y, Matsuo A, Taniguchi Y, Kiguchi Y (1995) A 3.3 V-only 16 Mb DINOR flash memory. In: ISSCC digest of technical papers, pp 122–123, Feb 1995
Mihara M, Miyawaki Y, Ishizaki O, Hayasaka T, Kobayashi K, Omae T, Kimura H, Shimizu S, Makimoto H, Kawajiri Y, Wada N, Sonoyama H, Etoh J (1999) A 29 mm2 1.8 V-only 16 Mb DINOR flash memory with gate-protected poly-diode charge pump. In: ISSCC digest of technical papers, pp 114–115
Storti S, Consiglieri F, Paparo M (1988) A 30 A 30 V DMOS motor controller and driver. IEEE J Solid State Circ 23(6):1394–1401
Wide V DD Operation Design
Gerber B, Martin JC, Fellrath JA (1981) A 1.5 V single-supply one-transistor CMOS EEPROM. IEEE JSSC 16(3):195–200
Area Efficient Multiple Pump System Design
Tanzawa T, Tanaka T, Takeuchi K, Nakamura H (1997) Circuit technologies for a single-1.8 V flash memory. In: Symposium on VLSI circuits digest of technical papers, pp 63–64, June 1997
Low Noise Ripple Reduction Design
Javanifard J, Landgraf M, Larsen R, Leo K, Rajguru C, Sweha S, Taub M, Tedrow K, Wojciechowski K (1994), A smart auto-configuring selectable-voltage 16-Mb flash memory, 14th IEEE Non-Volatile Semiconductor Memory Workshop, Dig. Tech. Papers, vol. 5.1
Tanzawa T, Takano Y, Watanabe K, Atsumi S (2002) High-voltage transistor scaling circuit techniques for high-density negative-gate channel-erasing NOR flash memories. IEEE JSSC 37(10):1318–1325
Stand-by/Active Design
Sato K, Kawamoto H, Yanagisawa K, Matsumoto T, Shimizu S, Hori R (1985) A 20 ns static column 1 Mb DRAM in CMOS technology. In: IEEE international solid-state circuits conference, pp 254–255
Tanzawa T, Umezawa A, Kuriyama M, Taura T, Banba H, Miyaba T, Shiga H, Takano Y, Atsumi S (2001) Wordline voltage generating system for low-power low-voltage flash memories. IEEE JSSC 36(1):55–63
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer Science+Business Media New York
About this chapter
Cite this chapter
Tanzawa, T. (2013). Charge Pump State of the Art. In: On-chip High-Voltage Generator Design. Analog Circuits and Signal Processing, vol 5. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-3849-6_3
Download citation
DOI: https://doi.org/10.1007/978-1-4614-3849-6_3
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-3848-9
Online ISBN: 978-1-4614-3849-6
eBook Packages: EngineeringEngineering (R0)