Abstract
A bottleneck during hardware design is the localization and the correction of faults – so-called debugging. Several approaches for automation of debugging have been proposed. This paper describes a methodology for evaluation and comparison of automated debugging algorithms. A fault model for faults occurring in SystemC descriptions at design time or during implementation is an essential part of this methodology. Each type of fault is characterized by mutations on the program dependence graph. The presented methodology is applied to evaluate the capability of a simulation based debugging procedure. Both qualitative and quantitative assessments are made to evaluate the fault model.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This work was supported in part by the European Union (project DIAMOND, FP7-2009-IST-4-248613).
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Abadir, M., Ferguson, J., Kirkland, T.: Logic design verification via test generation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 7(1), 138–148 (1988)
Bolchini, C., Miele, A., Sciuto, D.: Fault Models and Injection Strategies in SystemC Specifications. In: EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, pp. 88–95 (2008)
Fey, G., Safarpour, S., Veneris, A., Drechsler, R.: On the relation between simulation-based and SAT-based diagnosis. In: Design, Automation and Test in Europe Conference and Exhibition, pp. 1139–1144 (2006)
Fey, G., Staber, S., Bloem, R., Drechsler, R.: Automatic fault localization for property checking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27(6), 1138–1149 (2008)
Fin, A., Fummi, F., Pravadelli, G.: SystemC as a complete design and validation environment. In: SystemC: Methodologies and Applications, pp. 127–156. Kluwer Academic Publishers (2003)
Gallagher, K.B., Lyle, J.R.: Using program slicing in software maintenance. IEEE Transactions on Software Engineering 17, 751–761 (1991)
Hayes, J.: Fault Modeling for Digital MOS Integrated Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 3(3), 200–208 (1984)
Huang, S.Y., Cheng, K.T.: Formal Equivalence Checking and Design Debugging. Kluwer Academic Publishers (1998)
Khalil, M., Traon, Y.L., Robach, C.: Towards an automatic diagnosis for high-level design validation. In: Proceedings of the International Test Conference, pp. 1010–1018 (1998)
Köb, D., Wotawa, F.: A comparison of fault explanation and localization. In: International Workshop on Principles of Diagnosis, pp. 157–162 (2005)
Renieres, M., Reiss, S.P.: Fault localization with nearest neighbor queries. In: Proceedings of the IEEE International Conference on Automated Software Engineering, pp. 30–39 (2003)
The Open SystemC Initiative: http://www.systemc.org (2010)
Zeller, A., Hildebrandt, R.: Simplifying and isolating failure-inducing input. IEEE Transactions on Software Engineering 28(2), 183–200 (2002)
Zhang, X., He, H., Gupta, N., Gupta, R.: Experimental evaluation of using dynamic slices for fault location. In: Proceedings of the International Symposium on Automated Analysis-Driven Debugging, pp. 33–42. ACM (2005)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media, LLC
About this paper
Cite this paper
Finder, A., Fey, G. (2012). Evaluating Debugging Algorithms from a Qualitative Perspective. In: Kaźmierski, T., Morawiec, A. (eds) System Specification and Design Languages. Lecture Notes in Electrical Engineering, vol 106. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-1427-8_2
Download citation
DOI: https://doi.org/10.1007/978-1-4614-1427-8_2
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-1426-1
Online ISBN: 978-1-4614-1427-8
eBook Packages: EngineeringEngineering (R0)