Abstract
In this chapter, we present a methodology for accurate power estimation at high-level, which utilizes the existing verification or validation resources in the design flow. This methodology can help in developing an infrastructure to estimate the power consumption at higher-level. Current power estimation methods are limited to RTL or lower level, in our approach we utilize best from both the worlds (RTL and high-level) and try to get the RTL like accuracy using high-level simulation only. We provide steps, examples of different properties using assertions, and methods to create directed testbenches as verification resources in the design flow for power estimation purpose. The approach presented in this chapter is specific to a high-level synthesis framework. We use Esterel Studio and Power Theater (to show the efficacy of our results). Our case study is performed on a finite state machine (FSM) based design. This case study presents detailed description of properties to generate the directed testbench for reaching a particular state of the FSM. Once we have the stimulus for the particular state of the FSM, we estimate the power of that particular state of the design at RTL, which is further utilized for the high-level power estimation.
Keywords
- Accurate Power Estimation
- Verification Collaterals
- Esterel Studio (ES)
- Testbench
- High-level Synthesis Framework
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsAuthor information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Ahuja, S., Lakshminarayana, A., Shukla, S.K. (2012). Applying Verification Collaterals for Accurate Power Estimation. In: Low Power Design with High-Level Power Estimation and Power-Aware Synthesis. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-0872-7_9
Download citation
DOI: https://doi.org/10.1007/978-1-4614-0872-7_9
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-0871-0
Online ISBN: 978-1-4614-0872-7
eBook Packages: EngineeringEngineering (R0)