Abstract
In this chapter, a framework is developed for comparison of different post-CMOS interconnect technologies using physical models of transport mechanisms for these novel interconnects. In the first part of the chapter, an overview of CMOS interconnects is provided with an emphasis on the impact of scaling on the performance and energy dissipation of local (<100 gate pitches) interconnects. The second part of the chapter deals with the delay modeling of novel interconnects. The upper bound on the performance of novel interconnects is benchmarked against their conventional CMOS counterparts. A set of guidelines is derived at the device and circuit level for post-CMOS technologies.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
G. I. Bourianoff, “The future of nanocomputing,” IEEE Computer Society, 2003.
V. V. Zhirnov, R. K. Cavin-III, J. A. Hutchby, and G. I. Bourianoff, “Limits to binary logic switch scaling—a gedanken model,” Proceedings of the IEEE, vol. 91, no. 11, 2003.
R. K. Cavin, V. V. Zhirnov, D. J. C. Herr, A. Alba, and J. A. Hutchby, “Research directions and challenges in nanoelectronics,” Journal of Nanoparticle Research, vol. 8, no. 6, 2006.
K. Galatsis, A. Khitun, R. Ostroumov, K. L. Wang, W. R. Dichtel, E. Plummer, J. F. Stoddart, J. I. Zink, J. Y. Lee, Y. H. Xie, and K. W. Kim, “Alternate state variables for emerging nanoelectronic devices,” IEEE Transactions on Nanotechnology, vol. 8, no. 1, 2009.
N. Tombros, C. Josza, M. Popinciuc, H. Jonkman, and B. V. Wees, “Electronic spin transport and spin precision in single graphene layers at room temperature,” Nature, vol. 448, 2007.
J. Su and A. MacDonald, “How to make a graphene bilayer excitons condensate flow,” Nature Physics, vol. 4, August 2008.
F. Miao, S. Wijeratne, Y. Zhang, U. Coskun, W. Bao, and C. Lau, “Phase-coherent transport in graphene quantum billiards,” Science, vol. 317, September 2007.
P. S. Jose, E. Prada, E. McCann, and H. Schomerus, “Pseudospin valve in bilayer graphene: Towards graphene-based pseudospintronics,” arXiv: 0901.0889v2.
N. Magen, A. Kolondy, U. Weiser, and N. Shamir, “Interconnect-power dissipation in a micropro- cessor,” SLIP, 2004.
ITRS 2008 Update on PIDS and Interconnects. Website: http://www.itrs.net/Links/2008ITRS/Home2008.htm.
J. Meindl, J. Davis, P. Zarkesh-Ha, C. Patel, K. Martin, and P. Kohl, “Interconnect opportunities for gigascale integration,” IBM Journal of Research and Development, vol. 46, no. 2/3, March/May 2002.
P. Andricacos, “Copper-on-chip-interconnections, a breakthrough in electrodeposition to make better chips,” The Electrochemical Society Interface, pp. 32–37, 1999.
P. Andricacos, C. Uzoh, J. Dukovic, J. Horkans, and H. Deligianni, “Damascene copper electro- plating for chip interconnections,” IBM Journal of Research and Development, vol. 42, no. 5, pp. 567–574, Sept. 1998.
K. Saraswat, “Interconnections: Copper and low k dielectrics,” Stanford University. online: www.stanford.edu/class/ee311/NOTES/
G. Lopez, “The impact of interconnect process variations and size effects for gigascale integration,” 2009.
J. A. Davis, R. Venkatesan, A. Kaloyeros, M. Beylansky, S. J. Souri, K. Banerjee, K. C. Saraswat, A. Rahman, R. Reif, and J. D. Meindl, “Interconnect limits on gigascale integration (gsi) in the 21st century,” Proceedings of the IEEE, vol. 89, no. 3, March 2001.
A. Mayadas, M. Shatzkes, and J. Janak, “Electrical resistivity model for polycrystalline films: the case of specular reflection at external surfaces”,” Applied Physics Letters, vol. 14, no. 11, 1969.
E. Sondheimer, “Mean free path of electrons in metals,” Advances In Physics (Quarterly Supple- ment of Philosophical Magazine), vol. 1, no. 1, pp. 1–42, 1952.
S. Rakheja and A. Naeemi, “Interconnects for Novel State Variables: Performance Modeling and Device and Circuit Implications,” IEEE Trans. Electron Devices, vol. 57, no. 10, pp. 2711–2718, Oct. 2010.
J. Hu, X. Ruan, and Y. Chen, “Thermal conductivity and thermal rectification in graphene nanoribbons: A molecular dynamics study,” NanoLetters, vol. 9, no. 7, 2009.
R. Dillenschneider and J.E.Moore, “Exciton formation in graphene bilayer,” Physical Review B, vol. 78, 2008.
D. E. Nikonov, G. I. Bourianoff, and T. Ghani, “Proposal of a spin torque majority gate logic.” online: http://arxiv.org/abs/1006.4663
B. Behin-Aein, D. Datta, S. Salahuddin, and S. Datta, “Proposal for an all-spin logic device with built-in memory,” Nature Nanotechnology, vol. 5, February 2010.
H. B. Bakoglu, Circuits, Interconnections and Packaging for VLSI, 1st ed. Springer, 1990.
R. Skeel and M. Berzins, “A method for the spatial discretization of parabolic equations in one space variable,” SIAM Journal of Scientific and Statistical Computing, vol. 11, pp. 1–32, 1990.
L. Wang and L. Baowen, “Thermal logic gates: Computation with phonons,” Physics Review Letters, vol. 9, 2007.
D. Widder, The Heat Equation (Pure and Applied Mathematics), Academic Press, 1975.
L. Baowen, L. Wang, and G. Casati, “Negative differential thermal resistance and thermal tran- sistor,” Applied Physics Letters, vol. 88, 2006.
D. Nika, E. P. Pokatilov, A. Askerov, and A. Balandin, “Phonon thermal conduction in graphene: Role of umklapp and edge roughness scattering,” Physical Review B, vol. 79, 2009.
J. Hone, M. Whitney, C. Piskoti, and A. Zettl, “Thermal conductivity of single-walled carbon nanotubes,” Physical Review B, vol. 59, no. 4, pp. 2514–2516, 1999.
S. Hepplestone, A. Ciavarella, C. Janke, and G. Srivastava, “Size and temperature dependence of the specific heat capacity of carbon nanotubes,” in Proceedings of the 23 rd European Conference on Surface Science, vol. 600, no. 18, September 2006, pp. 3633–3636.
A. Naeemi and J. Meindl, “Performance benchmarking for graphene nanoribbons, carbon nanotubes and Cu interconnects,” International Interconnect Technology Conference, 2008.
A. Naeemi and J. D. Meindl, “Design and performance modeling for single-wall carbon nanotubes as local, semi-global, and global interconnects in gigascale integrated systems,” IEEE Transactions on Electron Devices, vol. 54, pp. 26–37, 2007.
S. Rakheja and A. Naeemi, “Modeling Interconnects for Post-CMOS Devices and Comparison With Copper Interconnects,” IEEE Trans. Electron Devices, vol. 58, no. 5, pp. 1319–1328, May 2011.
S. Datta, Quantum Transport: Atom to Transistor, 1st ed., Cambridge University Press, 2005.
A. Khitun, M. Bao, Y. Wu, J. Y. Kim, A. Hong, A. Jacob, K. Galatsis, and K. Wang, “Logic devices with spin wave buses - an approach to scalable magneto-electric circuitry,” Material Research Society Symposium, vol. 1067, 2008.
A. Khitun, D. E. Nikonov, B. Mingqiang,, K. Galatsis, and L. K. Wang, “Feasibility study of logic circuits with a spin wave bus,” Nanotechnology, vol. 18, no. 46, 2007.
M. Cottam, Linear and non-linear spin waves in magnetic films and superlattices. World Scien- tific, 1994.
R. de Sousa and J. E. Moore, “Multiferroic materials for spin-based logic devices,” arXiv: 0804.1539v1.
R. DeSousa and J.E.Moore, “Multiferroic materials for spin-based logic devices,” Journal of Na- noelectronics and Optoelectronics, vol. 3, no. 77, 2008.
N. Pyka, L. Pintschovious, and A. Rumiantsev, “High energy spin dynamics of la2cuo4 and la1.9 sr0.1cuo4,” Z.Phys. B-Condensed Matter, vol. 82, 1991.
D. B. Miller, “Device requirements for optical interconnects to silicon chips,” Proceedings of the IEEE, vol. 97, no. 9, pp. 1166–1185, July 2009.
L. Pavesi and G. Guillot, Optical Interconnects: The Silicon Approach, 1st ed., Springer, 2006.
S. A. Maeir, M. L. Brongersma, P. Kik, S. Meltzer, A. Requicha, and H. A. Atwater, “Plasmonics: A route to nanoscale optical devices,” Advanced Materials, vol. 13, 2001.
J. Conway, S. Sahni, and T. Szkopek, “Plasmonic interconnects versus conventional interconnects: A comparison of latency, cross-talk and energy costs,” Optics Express, vol. 15, 2007.
W. Barnes, A. Dereux, and T. Ebbesen, “Surface plasmon subwavelength optics,” Nature, vol. 424, August 2003.
A. Khitun, M. Bao, and K. L. Wang, “Spin wave magnetic nanofabric: A new approach to spin-based logic circuitry,” IEEE Transactions on Magnetics, vol. 44, no. 9, September 2008.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Rakheja, S., Naeemi, A. (2012). Transport of Novel State Variables. In: Murali, R. (eds) Graphene Nanoelectronics. Springer, Boston, MA. https://doi.org/10.1007/978-1-4614-0548-1_5
Download citation
DOI: https://doi.org/10.1007/978-1-4614-0548-1_5
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4614-0547-4
Online ISBN: 978-1-4614-0548-1
eBook Packages: EngineeringEngineering (R0)