Skip to main content

Measuring Computer Performance

  • Chapter

Abstract

Computer performance improvement embraces many issues, but is severely hampered by existing approaches that examine one or a few topics at a time. Each problem solved leads to another saturation point and serious problem. In the most frustrating cases, solving some problems exacerbates others and achieves no net performance gain. This paper discusses how to measure a large computational load globally, using as much architectural detail as needed. Besides the traditional goals of sequential and parallel system performance, these methods are useful for energy optimization.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Notes

  1. 1.

    In fact, every instruction must use the processor to dispatch the instruction. In some preliminary experiments, we have found that even for LOAD instructions, for some access patterns, the instruction can show processor bound behavior.

References

  1. Djoudi, L., Barthou, D., Carribault, P., Lemuet, C., Thomas Acquaviva, J., Jalby, W.: MAQAO: Modular assembler quality analyzer and optimizer for Itanium 2. In: Workshop on EPIC, San Jose, USA (2005)

    Google Scholar 

  2. Hockney, R.W., Jesshope, C.R.: Parallel Computers. Hilger, Bristol (1981)

    Google Scholar 

  3. Koliai, S., Zuckerman, S., Oseret, E., Ivascot, M., Moseley, T., Quang, D., Jalby, W.: A balanced approach to application performance tuning. In: LCPC, pp. 111–125 (2009)

    Google Scholar 

  4. Kuck, D.J.: Computational capacity-based codesign of computer systems. In this volume

    Google Scholar 

  5. Petit, E., Bodin, F., Papaure, G., Dru, F.: Poster reception—ASTEX: a hot path based thread extractor for distributed memory system on a chip. In: SC, p. 141 (2006)

    Google Scholar 

  6. Wong, D., Kuck, D.: Solving for simulation problems and its use in correctness enforcement for optimization problems (2010). Internal document

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to William Jalby .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag London Limited

About this chapter

Cite this chapter

Jalby, W., Wong, D.C., Kuck, D.J., Acquaviva, JT., Beyler, JC. (2012). Measuring Computer Performance. In: Berry, M., et al. High-Performance Scientific Computing. Springer, London. https://doi.org/10.1007/978-1-4471-2437-5_3

Download citation

  • DOI: https://doi.org/10.1007/978-1-4471-2437-5_3

  • Publisher Name: Springer, London

  • Print ISBN: 978-1-4471-2436-8

  • Online ISBN: 978-1-4471-2437-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics