Abstract
In this chapter, we will describe the results of the methodology and techniques proposed in this book on three realistic applications. They are coming from three different contexts to show that the target domain, though focussed, is in practice quite acceptable. The first design includes the filters in a 2 MHz ISDN modem application. The second application is a half-duplex DCT/IDCT design used in videophony. The last demonstrator involves the address generation units for a video encoding application.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media New York
About this chapter
Cite this chapter
Geurts, W., Catthoor, F., Vernalde, S., de Man, H. (1997). Demonstrator Designs. In: Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-8720-4_9
Download citation
DOI: https://doi.org/10.1007/978-1-4419-8720-4_9
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-4674-6
Online ISBN: 978-1-4419-8720-4
eBook Packages: Springer Book Archive