Abstract
Continuing advances in design techniques and fabrication process technology are resulting in the design and manufacture of very high speed digital systems. Digital system operation at high clock speeds does not allow for much design margin, so these circuits have to be designed under very tight timing constraints. In such a scenario, it is imperative to verify the temporal behavior of such circuit designs before they are sent for fabrication. It is also equally important to test each fabricated chip to ensure that the circuit indeed performs correctly at the specified clock speed.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1998 Springer Science+Business Media New York
About this chapter
Cite this chapter
Sivaraman, M., Strojwas, A.J. (1998). Introduction. In: A Unified Approach for Timing Verification and Delay Fault Testing. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-8578-1_1
Download citation
DOI: https://doi.org/10.1007/978-1-4419-8578-1_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-4639-5
Online ISBN: 978-1-4419-8578-1
eBook Packages: Springer Book Archive