The synergy of FPGA and soft processor cores has the budding potential to allow the integration SoC into a single FPGA chip. Embedded engineers often fight with the confront of improving performance. Discrete processors a.k.a. hard processors pose the following most striking drawbacks when it comes to embedding them for a particular application:
-
Fixed selection of peripherals, most of them remain unutilized for the given application.
-
No possible customization in clock frequency, that drags the entire system slow or too fast and ends in power inefficiency.
-
Less life time of the processor family
-
Incompatibility interms of package size when a particular processor is being upgraded, posing difficulties in PCB designing.
-
Speed and interface incompatibility when multiple heterogeneous processors are required to work as coprocessors.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Kamat, R.K., Shinde, S.A., Shelake, V.G. (2009). Soft Processor Core for Accelerated Embedded Design. In: Unleash the System On Chip using FPGAs and Handel C. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-9362-3_7
Download citation
DOI: https://doi.org/10.1007/978-1-4020-9362-3_7
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-9361-6
Online ISBN: 978-1-4020-9362-3
eBook Packages: EngineeringEngineering (R0)