This chapter describes the timing analysis procedures for various types of input and output paths, and several commonly used interfaces. Timing analysis of special interfaces such as for SRAMs and the timing analysis of source synchronous interfaces such as those used for DDR SDRAMs are also described.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Corresponding authors
Rights and permissions
Copyright information
© 2009 Springer-Verlag US
About this chapter
Cite this chapter
Bhasker, J., Chadha, R. (2009). Interface Analysis. In: Static Timing Analysis for Nanometer Designs. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-93820-2_9
Download citation
DOI: https://doi.org/10.1007/978-0-387-93820-2_9
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-93819-6
Online ISBN: 978-0-387-93820-2
eBook Packages: EngineeringEngineering (R0)