Abstract
In real hardware, the sequential logic is activated on clock edges, whereas combinational logic is constantly changing when any inputs change. All this parallel activity is simulated in Verilog RTL using initial and always blocks, plus the occasional gate and continuous assignment statement. To stimulate and check these blocks, your testbench uses many threads of execution, all running in parallel. Most blocks in your testbench environment are modeled with a transactor and run in their own thread.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Spear, C. (2008). Threads and Interprocess Communication. In: System Verilog for Verification. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-76530-3_7
Download citation
DOI: https://doi.org/10.1007/978-0-387-76530-3_7
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-4561-7
Online ISBN: 978-0-387-76530-3
eBook Packages: EngineeringEngineering (R0)