Skip to main content

FPGA Development Board Hardware and I/O Features

  • Chapter
Rapid Prototyping of Digital Systems
  • 4169 Accesses

Chapter 2 provides an overview of the various FPGA development boards. The features of each board are briefly described. Several tables listing pin connections of various I/O devices serve as an essential reference whenever a hardware design is implemented on the DE1, DE2, UP3, or UP 2 FPGA boards.

Each of the five different FPGA boards (DE1, DE1, UP3, UP2, and UP1) have a slightly different feature set of logic, I/O interfaces, memory and other assorted hardware. As long as the FPGA board has enough logic and it has the required I/O features, a project can be implemented on any of the boards.

FPGAs are available in a wide range of sizes with different feature sets. In general, FPGAs with more logic, more I/O pins, higher speed, or more memory are more expensive. When designing new products, choosing the FPGA with the proper feature set at the lowest cost is an important design consideration.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 59.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 79.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  • This is only a very crude estimate of the number of equivalent two input NANDs in the FPGA’s hardware design. This should be viewed only as a very rough estimate since any real design cannot use every feature of every logic element. The estimates given here also include additional gates in the total count to account for the FPGA’s embedded memory blocks and hardware multipliers. Such crude gate count estimates can also vary by a factor of two or more between different FPGA venders for a similar device and they are rarely used now in industry.

    Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

(2008). FPGA Development Board Hardware and I/O Features. In: Rapid Prototyping of Digital Systems. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-72671-7_2

Download citation

  • DOI: https://doi.org/10.1007/978-0-387-72671-7_2

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-387-72670-0

  • Online ISBN: 978-0-387-72671-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics