This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
W. Fulop, “Calculation of Avalanche Breakdown of Silicon P-N Junctions”, Solid-State Electronics, Vol. 10, pp. 39–43, 1967.
B.J. Baliga, “Silicon Carbide Power Devices”, World Scientific, Singapore, 2006.
R.J. McIntyre, “Multiplication Noise in Uniform Avalanche Diodes”, IEEE Transactions on Electron Devices, Vol. ED-13, pp. 164–168, 1966.
S.K. Ghandhi, “Semiconductor Power Devices”, p. 39, Wiley, New York, 1977.
N.R. Howard, “Avalanche Multiplication in Silicon Junctions”, Journal of Electronics and Control, Vol. 13, pp. 537–544, 1962.
S.M. Sze and G. Gibbons, “Effect of Junction Curvature on Breakdown Voltage in Semiconductors”, Solid-State Electronics, Vol. 9, pp. 831–845, 1966.
V.A.K. Temple and M.S. Adler, “Calculation of the Diffusion Curvature Related Avalanche Breakdown in High Voltage Planar P–N Junctions”, IEEE Transactions on Electron Devices, Vol. ED-22, pp. 910–916, 1975.
B.J. Baliga and S.K. Ghandhi, “Analytical Solutions for the Breakdown Voltage of Abrupt Cylindrical and Spherical Junctions”, Solid-State Electronics, Vol. 19, pp. 739–744, 1976.
R. Van Overstraeten and H. DeMan, “Measurements of the Ionization Rates in Diffused Silicon P–N Junctions”, Solid-State Electronics, Vol. 13, pp. 583–608, 1970.
Y.C. Koa and E.D. Wolley, “High Voltage Planar P–N Junctions”, Proceeding of the IEEE, Vol. 55, pp. 1409–1414, 1967.
M.S. Adler et al., “Theory and Breakdown Voltage of Planar Devices with a Single Field Limiting Ring”, IEEE Transactions on Electron Devices, Vol. ED-24, pp. 107–113, 1977.
B.J. Baliga, “Closed Form Analytical Solutions for the Breakdown Voltage of Planar Junctions Terminated with a Single Floating Field Ring”, Solid-State Electronics, Vol. 33, pp. 485–488, 1990.
A.S. Grove, O. Leistiko, and W.W. Hooper, “Effect of Surface Fields on the Breakdown Voltage of Planar Silicon P–N Junctions”, IEEE Transactions on Electron Devices, Vol. ED-14, pp. 157–162, 1967.
B.J. Baliga, “Deep Planar Gallium and Aluminum Diffusions in Silicon”, Journal of the Electrochemical Society, Vol. 126, pp. 292–296, 1979.
J. Cornu, “Field Distribution Near the Surface of Beveled P–N Junctions of High Voltage Devices”, IEEE Transactions on Electron Devices, Vol. ED-20, pp. 347–352, 1973.
M.S. Adler and V.A.K. Temple, “Maximum Surface and Bulk Electric Fields at Breakdown for Planar and Beveled Devices”, IEEE Transactions on Electron Devices, Vol. ED-25, pp. 1266–1270, 1978.
M.S. Adler and V.A.K. Temple, “A General Method for Predicting the Avalanche Breakdown Voltage of Negative Beveled Devices”, IEEE Transactions on Electron Devices, Vol. ED-23, pp. 956–960, 1976.
V.A.K. Temple, B.J. Baliga, and M.S. Adler, “The Planar Junction Etch for High Voltage and Low Surface Fields in Planar Devices”, IEEE Transactions on Electron Devices, Vol. ED-24, pp. 1304–1310, 1977.
V.A.K. Temple, “Junction Termination Extension: A New Technique for Increasing Avalanche Breakdown Voltage and Controlling Surface Electric Fields at P–N Junctions”, IEEE International Electron Devices Meeting, Abstract 20.4, pp. 423–426, 1977.
R. Stengle and U. Gosele, “Variation of Lateral Doping – A New Concept to Avoid High Voltage Breakdown of Planar Junctions”, IEEE International Electron Devices Meeting, Abstract 6.4, pp. 154–157, 1985.
A. Herlet, “The Maximum Blocking Capability of Silicon Thyristors”, Solid-State Electronics, Vol. 8, pp. 655–671, 1965.
J. Cornu, S. Schweitzer, and O. Kuhn, “Double Positive Beveling: A better Edge Contour for High-Voltage Devices”, IEEE Transactions on Electron Devices, Vol. 21, pp. 181–184, 1974.
R.R. Verderber et al., “Passivation of High Power Rectifiers”, IEEE Transactions on Electron Devices, Vol. ED-17, pp. 797–799, 1970.
R.E. Blaha and W.R. Fahrner, “Passivation of High Breakdown Voltage P–N–P Structures by Thermal Oxidation”, Journal of the Electrochemical Society, Vol. 123, pp. 515–518, 1976.
T. Matsushita et al., “Highly Reliable High Voltage Transistors by Use of the SIPOS Process”, IEEE Transactions on Electron Devices, Vol. ED-23, pp. 826–830, 1976.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Baliga, B. (2008). Breakdown Voltage. In: Fundamentals of Power Semiconductor Devices. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-47314-7_3
Download citation
DOI: https://doi.org/10.1007/978-0-387-47314-7_3
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-47313-0
Online ISBN: 978-0-387-47314-7
eBook Packages: EngineeringEngineering (R0)