Abstract
In this chapter we present some of the most common architectural alternatives to implement Advanced Encryption Standard (AES) in reconfigurable hardware. The first factor to be considered on implementing AES is the application. There are high speed applications like High Definition TV (HDTV) and video conferencing where high performance is required. The target throughput, expressed in gigabits per second (Gbps), must be specified, and to achieve such a high performance we can replicate several functional units to increase parallelism. That would however imply higher power and hardware area requirements.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2006 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
(2006). Architectural Designs For the Advanced Encryption Standard. In: Cryptographic Algorithms on Reconfigurable Hardware. Signals and Communication Technology. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-36682-1_9
Download citation
DOI: https://doi.org/10.1007/978-0-387-36682-1_9
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-33883-5
Online ISBN: 978-0-387-36682-1
eBook Packages: EngineeringEngineering (R0)