Skip to main content
SpringerLink
Log in

High-Order, CT ΣΔ Converters and ΣΔ DAC

  • Chapter
Data Converters

  • 5487 Accesses

Abstract

After studying the basic principles of the oversampling and low order sigma-delta architectures this chapter analyzes high-order modulators employing either single bit or multi-bit quantizers. In addition to single stage architectures we shall study cascaded solutions normally named as MASH. Then we shall consider the continuous-time counterpart of the already studied sampled-data ΣΔ modulators before discussing band-pass implementations and, briefly ΣΔ DAC.

Even if the digital filter is an essential parts of the architecture we shall consider it as a black box without entering into its design details.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 79.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 99.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 129.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

Books and Monographs

  • J. A. Cherry and W. M. Snelgrove: Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion: Theory, Practice and Fundamental Performance, Kluwer Academic Publishers, Norwell, MA 2000.

    Google Scholar 

  • A. Rodriguez-Vasquez, F. Medeiro, and E. Janssens: CMOS Telecom Data Converters, Kluwer Academic Publishers, Boston, Dordrecht, London, 2003.

    Google Scholar 

Journals and Conference Proceedings S NR Enhancement

  • T. Leslie and B. Singh: An improved sigma-delta modulator architecture, Proc. IEEE ICASSP, pp. 372–375, May 1990.

    Google Scholar 

  • S. Kiaei, S. Abdennadher, G. C. Temes, and Y. Yang: Adaptive digital correction for dual quantization ΣΔ modulators, IEEE Int. Symp. on Circ. and Syst., vol. 2, pp. 1228–1230, 2003.

    Google Scholar 

  • J. Yu and F. Maloberti: A low-power multi-bit ΣΔ modulator in 90-nm digital CMOS without DEM, IEEE Journal of Solid-State Circuits, vol. 40, pp. 2428–2436, 2005.

    Article  Google Scholar 

High Order

  • Y. Matsuya, K. Uchimura, A. Iwata, and T. Kaneko: A 17-bit oversampling D-to-A conversion technology using multistage noise shaping, IEEE Journal of Solid-State Circuits, vol. 24, pp. 969–975, 1989.

    Article  Google Scholar 

  • B. P. D. Signore, D. A. Kerth, N. S. Sooch, and E. J. Swanson: A monolithic 20-b delta-sigma A/D converter, IEEE Journal of Solid-State Circuits, vol. 25, pp. 131–1317, 1990.

    Article  Google Scholar 

  • P. Ferguson Jr., A. Ganesan, R. Adams, S. Vincelette, R. Libert, A. Volpe, D. Andreas, A. Charpentier, and J. Dattorro: An 18b 20KHz dual ΣΔ A/D converter, IEEE International Solid-State Circuits Conference, vol. XXXIV, pp. 68–69, February 1991.

    Article  Google Scholar 

  • D. B. Ribner, R. D. Baertsch, S. L. Garverick, D. T. McGrath, J. E. Krisciunas, and T. Fujii: A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities, IEEE Journal of Solid-State Circuits, vol. 26, pp. 1764–1774, 1991.

    Article  Google Scholar 

  • T. Ritoniemi, E. Pajarre, S. Ingalsuo, T. Husu, V. Eerola, and T. Saramaki: A stereo audio sigmadelta A/D-converter, IEEE Journal of Solid-State Circuits, vol. 29, pp. 1514–1523, 1994.

    Article  Google Scholar 

  • L. A. Williams III and B. A. Wooley: A third-order sigma-delta modulator with extended dynamic range, IEEE Journal of Solid-State Circuits, vol. 29, pp. 193–202, 1994.

    Article  Google Scholar 

  • B.-S. Song: A fourth-order bandpass delta-sigma modulator with reduced number of op amps, IEEE Journal of Solid-State Circuits, vol. 30, pp. 1309–1315, 1995.

    Article  Google Scholar 

  • J. Grilo, I. Galton, K. Wang, and R. G. Montemayor: A 12-mW ADC deltasigma modulator with 80 dB of dynamic range integrated in a single-chip Bluetooth transceiver, IEEE Journal of Solid-State Circuits, vol. 37, pp. 271–278, 2002.

    Article  Google Scholar 

  • J. Morizio, M. Hoke, T. Kocak, C. Geddie, C. Hughes, J. Perry, S. Madhavapeddi, M. H. Hood, G. Lynch, H. Kondoh, T. Kumamoto, T. Okuda, H. Noda, M. Ishiwaki, T. Miki, and M. Nakaya: 14-bit 2.2-MS/s sigma-delta ADC’s, IEEE Journal of Solid-State Circuits, vol. 35, pp. 968–976, 2000.

    Article  Google Scholar 

  • L. J. Breems, R. Rutten, and G. Wetzker: A cascaded continuous-time ΣΔ modulator with 67-dB dynamic range in 10-MHz bandwidth, IEEE Journal of Solid-State Circuits, vol. 39, pp. 2152–2160, 2004.

    Article  Google Scholar 

  • V. P. Petkov and B. E. Boser: A fourth-order ΣΔ interface for micromachined inertial sensors, IEEE Journal of Solid-State Circuits, vol. 40, pp. 1602–1609, 2005.

    Article  Google Scholar 

  • J. M. de la Rosa, S. Escalera, B. Perez-Verdu, F. Medeiro, O. Guerra, R. del Rio, and A. Rodriguez-Vazquez: A CMOS 110-dB at 40-kS/s programmable-gain chopper-stabilized third-order 2–1 cascade sigma-delta modulator for low-power high-linearity automotive sensor ASICs, IEEE Journal of Solid-State Circuits, vol. 40, pp. 2246–2264, 2005.

    Article  Google Scholar 

Continuous Time

  • J. A. Cherry and W. M. Snelgrove: Excess loop delay in continuous-time deltasigma modulators, IEEE Trans. Circuits and Systems-II, vol. 46, pp. 376–389, 1999.

    Article  Google Scholar 

  • J. A. Cherry and W. M. Snelgrove: Clock jitter and quantizer metastability in continuous-time delta-sigma modulators, IEEE Trans. Circuits and Systems-II, vol. 46, pp. 661–676, 1999.

    Article  Google Scholar 

  • J. A. E. P. van Engelen, R. J. van de Plassche, E. Stikvoort, and A.G. Venes: A Sixth-Order Continuous-Time Bandpass Sigma-Delta Modulator for Digital Radio IF. IEEE Journal of Solid-State Circuits, vol. 34 pp. 1753–1764, 1999.

    Article  Google Scholar 

  • R. H. M. van Veldhoven: A triple-mode continuous-timeΣΔmodulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver, IEEE Journal of Solid-State Circuits, vol. 38, pp. 2069–2076, 2003.

    Article  Google Scholar 

  • F. Gerfers, M. Ortmanns, and Y. Manoli: A 1.5-V 12-bit power-efficient continuous-time third-order sigma-delta modulator, IEEE Journal of Solid-State Circuits, vol. 38, pp. 1343–1352, August 2003.

    Article  Google Scholar 

  • S. Jan: Base-band continuous-time ΣΔ Analog-to-Digital Conversion for ADSL applications, Ph.D. Thesis, Texas A&M University, 2002.

    Google Scholar 

  • H. Aboushady: Design for reuse of current-mode continuous-time ΣΔ Analog-to-Digital Converters, Ph.D. Thesis, University of Paris VI, 2003.

    Google Scholar 

  • K. Philips, P. A. C. M. Nuijten, R. L. J. Roovers, A. H. M. van Roermund, F. M. Chavero, M. T. Pallares, and A. Torralba: A continuous-timeΣΔADC with increased immunity to interferers, IEEE Journal of Solid-State Circuits, vol. 39, pp. 2170–2178, 2004.

    Article  Google Scholar 

Band-pass

  • J. A. E. P. van Engelen, R. J. van de Plassche, E. Stikvoort, and A. G. Venes: A sixth-order continuous-time bandpass sigma-delta modulator for digital radio IF, IEEE Journal of Solid-State Circuits, vol. 34, pp. 1753–1764, 1999.

    Article  Google Scholar 

  • F. W. Singor and M. Snelgrove: 10.7MHz bandpass delta-sigma A/D modulators, 1994 IEEE Custom Integrated Circuits Conference, pp. 163–166, 1994.

    Google Scholar 

  • F. Francesconi, G. Caiulo, V. Liberali, and F. Maloberti: A 30-mW 10.7-MHz pseudo-N-path sigma-delta band-pass modulator, IEEE VLSI Symposium, Vol. 10, pp. 60–61, 1996.

    Google Scholar 

  • Bang-Sup Song: A fourth-order bandpass delta-sigma modulator with reduced numbers of op amps, IEEE Journal of Solid-State Circuits, vol. 30, pp. 1309–1315, 1995.

    Article  Google Scholar 

  • R. Maurino and P. Mole: A 200-MHz IF 11-bit fourth-order bandpass ΣΔ ADC in SiGe, IEEE Journal of Solid-State Circuits, vol. 35, pp. 959–967, 2000.

    Article  Google Scholar 

  • T. O. Salo, S. J. Lindfors, T. M. Hollman, J. A. M. Jarvinen, and K. A. I. Halonen: 80-MHz bandpass sigma-delta modulators for multimode digital IF receivers, IEEE Journal of Solid-State Circuits, vol. 38, pp. 464–474, 2003.

    Article  Google Scholar 

  • V. Colonna, G. Gandolfi, F. Stefani, and A. Baschirotto: A 10.7-MHz self-calibrated switched-capacitor-based multibit second-order bandpassΣΔmodulator with on-chip switched buffer, IEEE Journal of Solid-State Circuits, vol. 39, pp. 1341–1346, 2004.

    Article  Google Scholar 

  • F. Ying and F. Maloberti: A mirror image free two-path bandpass ΣΔ modulator with 72dB SNR and 86dB SFDR, IEEE International Solid-State Circuits Conference, vol. XVII, pp. 84–85, 2004.

    Google Scholar 

ΣΔ DAC

  • R. Adams and T. Kwan: A stereo asynchronous digital sample-rate converter for digital audio, IEEE Journal of Solid-State Circuits, vol. 29, pp. 481–488, 1994.

    Article  Google Scholar 

  • P. Ju, K. Suyama, P. F. Ferguson Jr., and Wai Lee: A 22-kHz multibit switched-capacitor sigmadelta D/A converter with 92 dB dynamic range, IEEE Journal of Solid-State Circuits, vol. 30, pp. 1316–1325, 1995.

    Article  Google Scholar 

  • T. Kwan, R. Adams, and R. Libert: A stereo multibit ΣΔ DAC with asynchronous master-clock interface, IEEE Journal of Solid-State Circuits, vol. 31, pp. 1881–1887, 1996.

    Article  Google Scholar 

  • S. Rabii and B. A. Wooley: A 1.8-V digital-audio sigma-delta modulator in 0.8-µmCMOS, IEEE Journal of Solid-State Circuits, vol. 32, pp. 783–796, 1997.

    Article  Google Scholar 

  • V. Peluso, P. Vancorenland, A. M. Marques, M. S. J. Steyaert, and W. Sansen: A 900-mV low-power ΣΔ A/D converter with 77-dB dynamic range, IEEE Journal of Solid-State Circuits, vol. 33, pp. 1887–1897, 1998.

    Article  Google Scholar 

  • I. Fujimori and T. Sugimoto: A 1.5 V, 4.1 mW dual-channel audio delta-sigma D/A converter, IEEE Journal of Solid-State Circuits, vol. 33, pp. 1863–1870, 1998.

    Article  Google Scholar 

  • R. Adams, K. Q. Nguyen, and K. Sweetland: A 113-dB SNR oversampling DAC with segmented noise-shaped scrambling, IEEE Journal of Solid-State Circuits, vol. 33, pp. 1871–1878, 1998.

    Article  Google Scholar 

  • M. Annovazzi, V. Colonna, G. Gandolfi, F. Stefani, and A. Baschirotto: A low-power 98-dB multibit audio DAC in a standard 3.3-V 0.35-µm CMOS technology, IEEE Journal of Solid-State Circuits, vol. 37, pp. 825–834, 2002.

    Article  Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer

About this chapter

Cite this chapter

(2007). High-Order, CT ΣΔ Converters and ΣΔ DAC. In: Data Converters. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-32486-9_7

Download citation

  • DOI: https://doi.org/10.1007/978-0-387-32486-9_7

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-387-32485-2

  • Online ISBN: 978-0-387-32486-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation