Multipliers and dividers: Insights on arithmetic circuit verification (extended abstract)
- Randal E. Bryant
- … show all 1 hide
We consider methods for verifying multiplier and divider circuits based on symbolic function representations. Verification can be performed at either the bit-level, where individual signals are represented as Boolean functions, or at the word-level, where signal vectors are represented as “pseudo-Boolean” functions mapping Boolean variables to numeric values. These two classes of functions can be represented and manipulated as ordered Binary Decision Diagrams (BDDs), and Binary Moment Diagrams (BMDs), respectively.
It is impractical to verify multiplier or divider circuits entirely at the bit-level, because the BDD representations for these functions grow exponentially with the word size. It is possible, however, to analyze individual stages of these circuits using BDDs. Such analysis can be helpful when implementing complex arithmetic algorithms. As a demonstration, we show that Intel could have used BDDs to detect and even correct erroneous table entries in the Pentium floating point divider.
Abstracting to a word level offers two advantages over bit-level verification. First, it allows much more abstract and concise specifications in terms of arithmetic expressions. Second, we can verify complete multiplier circuits in polynomial time. Future extensions promise to enable word-level verification of divider circuits, as well.
- Atkins, D. E. (1968) Higher-radix division using estimates of the divisor and partial remainder. IEEE Transactions on Computers C-17: pp. 925-934
- Bryant, R. E. (1991) On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication. IEEE Transactions on Computers 40: pp. 205-213
- Bryant, R. E. (1992) Symbolic Boolean manipulation with ordered binary decision diagrams. ACM Computing Surveys 24: pp. 293-318 CrossRef
- R. E. Bryant, and Y.-A. Chen, “Verification of arithmetic circuits with binary moment diagrams,” 32nd Design Automation Conference, 1995.
- E. M. Clarke, J. R. Burch, K. L. McMillan, and D. L. Dill, “Sequential circuit verification using symbolic model checking,” 27th Design Automation Conference, June 1990.
- Y.-T. Lai, and S. Sastry, “Edge-valued binary decision diagrams for multi-level hierarchical verification,” 29th Design Automation Conference, June, 1992, pp. 608–613.
- H. P. Sharangpani, M. L. Barton, “Statistical analysis of floating point flaw in the Pentium processor(1994),” Intel Technical Report, Nov. 30, 1994.
- Verkest, D., Claesen, L., DeMan, H. (1994) A proof of the nonrestoring division algorithm and its implementation on an ALU. Formal Methods in System Design 4: pp. 5-32 CrossRef
- Multipliers and dividers: Insights on arithmetic circuit verification (extended abstract)
- Book Title
- Computer Aided Verification
- Book Subtitle
- 7th International Conference, CAV '95 Liège, Belgium, July 3–5, 1995 Proceedings
- pp 1-3
- Print ISBN
- Online ISBN
- Series Title
- Lecture Notes in Computer Science
- Series Volume
- Series ISSN
- Springer Berlin Heidelberg
- Copyright Holder
- Additional Links
- Industry Sectors
- eBook Packages
To view the rest of this content please follow the download PDF link above.