Verification tools for finitestate concurrent systems
 E. Clarke,
 O. Grumberg,
 D. Long
 … show all 3 hide
Abstract
Temporal logic model checking is an automatic technique for verifying finitestate concurrent systems. Specifications are expressed in a propositional temporal logic, and the concurrent system is modeled as a statetransition graph. An efficient search procedure is used to determine whether or not the statetransition graph satisfies the specification. When the technique was first developed ten years ago, it was only possible to handle concurrent systems with a few thousand states. In the last few years, however, the size of the concurrent systems that can be handled has increased dramatically. By representing transition relations and sets of states implicitly using binary decision diagrams, it is now possible to check concurrent systems with more than 10^{120} states. In this paper we describe in detail how the new implementation works and give realistic examples to illustrate its power. We also discuss a number of directions for future research. The necessary background information on binary decision diagrams, temporal logic, and model checking has been included in order to make the exposition as selfcontained as possible.
 A. V. Aho, J. E. Hopcroft, and J. D. Ullman. The Design and Analysis of Computer Algorithms. AddisonWesley, 1974.
 R. Alur, C. Courcourbetis, and D. Dill. Modelchecking for realtime systems. In Proceedings of the 5th Symp. on Logic in Computer Science, pages 414–425, 1990.
 R. Alur and T. A. Henzinger. Logics and models of realtime: A survey. In Lecture Notes in Computer Science, RealTime: Theory in Practice. SpringerVerlag, 1992.
 D. L. Beatty, R. E. Bryant, and C.J. Seger. Formal hardware verification by symbolic ternary trajectory evaluation. In Proceedings of the 28th ACM/IEEE Design Automation Conference. IEEE Computer Society Press, June 1991.
 BenAri, M., Manna, Z., Pnueli, A. (1983) The temporal logic of branching time. Acta Informatica 20: pp. 207226
 C. Berthet, O. Coudert, and J. C. Madre. New ideas on symbolic manipulations of finite state machines. In IEEE International Conference on Computer Design, 1990.
 G. V. Bochmann. Hardware specification with temporal logic: An example. IEEE Transactions on Computers, C31(3), March 1982.
 S. Bose and A. L. Fisher. Automatic verification of synchronous circuits using symbolic logic simulation and temporal logic. In L. Claesen, editor, Proceedings of the IMECIFIP International Workshop on Applied Formal Methods for Correct VLSI Design, November 1989.
 K. S. Brace, R. L. Rudell, and R. E. Bryant. Efficient implementation of a BDD package. In DAC90 [36].
 M. C. Browne and E. M. Clarke. Sml: A high level language for the design and verification of finite state machines. In IFIP WG 10.2 International Working Conference from HDL Descriptions to Guaranteed Correct Circuit Designs, Grenoble, France. IFIP, September 1986.
 Browne, M. C., Clarke, E. M., Dill, D. (1985) Checking the correctness of sequential circuits. IEEE, Port Chester, New York
 Browne, M. C., Clarke, E. M., Dill, D. (1986) Automatic circuit verification using temporal logic: Two new examples. Formal Aspects of VLSI Design. Elsevier Science Publishers, North Holland
 Browne, M. C., Clarke, E. M., Dill, D. L., Mishra, B. (1986) Automatic verification of sequential circuits using temporal logic. IEEE Transactions on Computers C35: pp. 10351044
 R. E. Bryant. Graphbased algorithms for boolean function manipulation. IEEE Transactions on Computers, C35(8), 1986.
 Bryant, R. E. (1991) On the complexity of vlsi implementations and graph representations of boolean functions with application to integer multiplication. IEEE Transactions on Computers 40: pp. 205213
 Bryant, R. E. (1992) Symbolic boolean manipulation with ordered binary decision diagrams. ACM Computing Surveys 24: pp. 293318
 R. E. Bryant and C.J. Seger. Formal verification of digital circuits using symbolic ternary system models. In Kurshan and Clarke [53].
 J. R. Burch. Trace Algebra for Automatic Verification of RealTime Concurrent Systems. PhD thesis, Carnegie Mellon University, 1992.
 J. R. Burch, E. M. Clarke, and D. E. Long. Symbolic model checking with partitioned transition relations. In A. Halaas and P. B. Denyer, editors, Proceedings of the 1991 International Conference on Very Large Scale Integration, August 1991. Winner of the Sidney Michaelson Best Paper Award.
 J. R. Burch, E. M. Clarke, D. E. Long, K. L. McMillan, and D. L. Dill. Symbolic model checking for sequential circuit verification. To appear in IEEE Transactions on ComputerAided Design of Integrated Circuits.
 J. R. Burch, E. M. Clarke, K. L. McMillan, and D. L. Dill. Sequential circuit verification using symbolic model checking. In DAC90 [36].
 Burch, J. R., Clarke, E. M., McMillan, K. L., Dill, D. L., Hwang, L. J. (1992) Symbolic model checking: 1020 states and beyond. Information and Computation 98: pp. 142170
 S. Campos. The priority inversion problem and realtime symbolic model checking. to appear, April 1993.
 E. M. Clarke and I. A. Draghicescu. Expressibility results for linear time and branching time logics. In Linear Time, Branching Time, and Partial Order in Logics and Models for Concurrency, volume 354, pages 428–437. SpringerVerlag: Lecture Notes in Computer Science, 1988.
 E. M. Clarke, I. A. Draghicescu, and R. P. Kurshan. A unified approach for showing language containment and equivalence between various types of ωautomata. In A. Arnold and N. D. Jones, editors, Proceedings of the 15th Colloquium on Trees in Algebra and Programming, volume 407 of Lecture Notes in Computer Science. SpringerVerlag, May 1990.
 E. M. Clarke and E. A. Emerson. Synthesis of synchronization skeletons for branching time temporal logic. In Logic of Programs: Workshop, Yorktown Heights, NY, May 1981, volume 131 of Lecture Notes in Computer Science. SpringerVerlag, 1981.
 Clarke, E. M., Emerson, E. A., Sistla, A. P. (1986) Automatic verification of finitestate concurrent systems using temporal logic specifications. ACM Transactions on Programming Languages and Systems 8: pp. 244263
 E. M. Clarke, O. Grumberg, and M. C. Browne. Reasoning about networks with many identical finitestate processes. In Proceedings of the Fifth Annual ACM Symposium on Principles of Distributed Computing., pages 240–248. ACM, August 1986.
 E. M. Clarke, O. Grumberg, H. Hiraishi, S. Jha, D. E. Long, K. L. McMillan, and L. A. Ness. Verification of the Futurebus+ cache coherence protocol. In L. Claesen, editor, Proceedings of the Eleventh International Symposium on Computer Hardware Description Languages and their Applications. NorthHolland, April 1993.
 E. M. Clarke, O. Grumberg, and D. E. Long. Model checking and abstraction. In Proceedings of the Nineteenth Annual ACM Symposium on Principles of Programming Languages, January 1992.
 E. M. Clarke, S. Kimura, D. E. Long, S. Michaylov, S. A. Schwab, and J. P. Vidal. Symbolic computation algorithms on shared memory multiprocessors. In Suzuki [75].
 E.M. Clarke, T. Filkorn, and S. Jha. Exploiting symmetry in temporal logic model checking. In Courcoubetis [35].
 O. Coudert, C. Berthet, and J. C. Madre. Verification of synchronous sequential machines based on symbolic execution. In Sifakis [73].
 O. Coudert, J. C. Madre, and C. Berthet. Verifying temporal properties of sequential machines without building their state diagrams. In Kurshan and Clarke [53].
 C. Courcoubetis, editor. Proceedings of the Fifth Workshop on ComputerAided Verification, June/July 1993.
 Proceedings of the 27th ACM/IEEE Design Automation Conference. IEEE Computer Society Press, June 1990.
 J. W. de Bakker, W.P. de Roever, and G. Rozenberg, editors. Proceedings of the REX Workshop on Stepwise Refinement of Distributed Systems, Models, Formalisms, Correctness, volume 430 of Lecture Notes in Computer Science. SpringerVerlag, May 1989.
 D. L. Dill and E. M. Clarke. Automatic verification of asynchronous circuits using temporal logic. IEE Proceedings, Part E 133(5), 1986.
 P. Dixon. Multilevel cache architectures. Minutes of the Futurebus+ Working Group meeting, December 1988.
 E. Emerson and A. P. Sistla. Symmetry and model checking. In Courcoubetis [35].
 Emerson, E. A., Halpern, J. Y. (1986) “Sometimes” and “Not Never” revisited: On branching time versus linear time. Journal of the ACM 33: pp. 151178
 E. A. Emerson, A. K. Mok, A. P. Sistla, and J. Srinivasen. Quantitative temporal reason. In Kurshan and Clarke [53].
 E.A. Emerson and Chin Laung Lei. Modalities for model checking: Branching time strikes back. Twelfth Symposium on Principles of Programming Languages, New Orleans, La., January 1985.
 M. Fujita, H. Fujisawa, and N. Kawato. Evaluation and improvements of boolean comparison method based on binary decision diagrams. In Proceedings of the 1988 Proceedings of the IEEE International Conference on Computer Aided Design. IEEE Computer Society Press, November 1988.
 M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NPCompleteness. W. H. Freeman, 1979.
 P. Godefroid. Using partial orders to improve automatic verification methods. In Kurshan and Clarke [53].
 O. Grumberg and D. E. Long. Model checking and modular verification. In J. C. M. Baeten and J. F. Groote, editors, Proceedings of CONCUR '91: 2nd International Conference on Concurrency Theory, volume 527 of Lecture Notes in Computer Science. SpringerVerlag, August 1991.
 Har'El, Z., Kurshan, R. P. (1990) Software for analytical development of communications protocols. AT&T Technical Journal 69: pp. 4559
 Hughes, G. E., Creswell, M. J. (1977) Introduction to Modal Logic. Methuen, London
 IEEE Computer Society. IEEE Standard for Futurebus+Logical Protocol Specification, March 1992. IEEE Standard 896.11991.
 B. Josko. Verifying the correctness of AADLmodules using model checking. In de Bakker et al. [37].
 R. P. Kurshan. Analysis of discrete event coordination. In de Bakker et al. [37].
 R. P. Kurshan and E. M. Clarke, editors. Proceedings of the 1990 Workshop on ComputerAided Verification, June 1990.
 R. P. Kurshan and K. L. McMillan. A structural induction theorem for processes. In Proceedings of the Eighth Annual ACM Symposium on Principles of Distributed Computing. ACM Press, August 1989.
 L. Lamport. “Sometimes” is sometimes “Not Never”. In Annual ACM Symposium on Principles of Programming Languages, pages 174–185, 1980.
 O. Lichtenstein and A. Pnueli. Checking that finite state concurrent programs satisfy their linear specification. In Proceedings of the Twelfth Annual ACM Symposium on Principles of Programming Languages, January 1985.
 D. L. Long. Model Checking, Abstraction, and Compositional Reasoning. PhD thesis, Carnegie Mellon University, 1993.
 Y. Malachi and S. S. Owicki. Temporal specifications of selftimed systems. In H. T. Kung, B. Sproull, and G. Steele, editors, VLSI Systems and Computations. Computer Science Press, 1981.
 S. Malik, A. Wang, R. Brayton, and A SangiovanniVincenteli. Logic verification using binary decision diagrams in a logic synthesis environment. In International Conference on ComputerAided Design, pages 6–9, 1988.
 R. Marelly and O. Grumberg. GORMEL—Grammar ORiented ModEL checker. Technical Report 697, The Technion, October 1991.
 K. L. McMillan. Symbolic Model Checking: An Approach to the State Explosion Problem. PhD thesis, Carnegie Mellon University, 1992.
 K. L. McMillan and J. Schwalbe. Formal verification of the Gigamax cache consistency protocol. In Suzuki [75].
 Mishra, B., Clarke, E.M. (1985) Hierarchical verification of asynchronous circuits using temporal logic. Theoretical Computer Science 38: pp. 269291
 P.Huber, A. Jensen, L. Jepsen, and K. Jensen. Towards reachability trees for highlevel petri nets. In G. Rozenberg, editor, Advances on Petri Nets, 1984.
 Pixley, C. A computational theory and implementation of sequential hardware equivalence. In: Kurshan, R., Clarke, E. eds. (1990) Proc. CAV Workshop (also DIMACS Tech. Report 9031). Rutgers University, NJ
 C. Pixley, G. Beihl, and E. PacasSkewes. Automatic derivation of FSM specification to implementation encoding. In Proceedings of the International Conference on Computer Desgin, pages 245–249, Cambridge, MA, October 1991.
 C. Pixley, S.W. Jeong, and G. D. Hachtel. Exact calculation of synchronization sequences based on binary decision diagrams. In Proceedings of the 29th Design Automation Conference, pages 620–623, June 1992.
 Pnueli, A. (1981) A temporal logic of concurrent programs. Theoretical Computer Science 13: pp. 4560
 D. K. Probst and H. F. Li. Using partial order semantics to avoid the state explosion problem in asynchronous systems. In Kurshan and Clarke [53].
 J.P. Quielle and J. Sifakis. Specification and verification of concurrent systems in CESAR. In Proceedings of the Fifth International Symposium in Programming, 1981.
 R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In Intl. Conf. on Computer Aided Design, Santa Clara, Ca., November 1993.
 R. Schlor and W. Damm. Specification and verification of systemlevel hardware designs using timing diagrams. In EDAC 93, 1993.
 J. Sifakis, editor. Proceedings of the 1989 International Workshop on Automatic Verification Methods for Finite State Systems, Grenoble, France, volume 407 of Lecture Notes in Computer Science. SpringerVerlag, June 1989.
 Sistla, A. P., Clarke, E.M. (1986) Complexity of propositional temporal logics. Journal of the ACM 32: pp. 733749
 N. Suzuki, editor. Shared Memory Multiprocessing. MIT Press, 1992.
 Tarski, A. (1955) A latticetheoretical fixpoint theorem and its applications. Pacific J. Math 5: pp. 285309
 H. J. Touati, R. K. Brayton, and R. P. Kurshan. Testing language containment for ωautomata using BDD's. In Proceedings of the 1991 International Workshop on Formal Methods in VLSI Design, January 1991.
 A. Valmari. A stubborn attack on the state explosion problem. In Kurshan and Clarke [53].
 M. Y. Vardi and P. Wolper. An automatatheoretic approach to automatic program verification. In Proceedings of the First Annual Symposium on Logic in Computer Science. IEEE Computer Society Press, June 1986.
 P. Wolper and V. Lovinfosse. Verifying properties of large sets of processes with network invariants. In Sifakis [73].
 Title
 Verification tools for finitestate concurrent systems
 Book Title
 A Decade of Concurrency Reflections and Perspectives
 Book Subtitle
 REX School/Symposium Noordwijkerhout, The Netherlands June 1–4, 1993 Proceedings
 Pages
 pp 124175
 Copyright
 1994
 DOI
 10.1007/3540580433_19
 Print ISBN
 9783540580430
 Online ISBN
 9783540484233
 Series Title
 Lecture Notes in Computer Science
 Series Volume
 803
 Series ISSN
 03029743
 Publisher
 Springer Berlin Heidelberg
 Copyright Holder
 SpringerVerlag
 Additional Links
 Topics
 Keywords

 automatic verification
 temporal logic
 model checking
 binary decision diagrams
 Industry Sectors
 eBook Packages
 Editors
 Authors

 E. Clarke ^{(1)}
 O. Grumberg ^{(2)}
 D. Long ^{(3)}
 Author Affiliations

 1. Carnegie Mellon, Pittsburgh
 2. The Technion, Haifa
 3. AT&T Bell Labs, Murray Hill
Continue reading...
To view the rest of this content please follow the download PDF link above.