Skip to main content
  • 4149 Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 69.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 79.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Literatur

  • Archibald, J; Baer J.-L. (1986): Cache coherence protocols: evaluation using a multiprocessor simulation model. ACM Transactions on Computer Systems 4, H.4, 273–298

    Article  Google Scholar 

  • Giloi, W. K. (1993): Rechnerarchitektur. 2. Aufl. Berlin: Springer

    Google Scholar 

  • Hewlett Packard (2002): Inside the Intel® Itanium® 2 Processor. Technical White Paper (www)

    Google Scholar 

  • Intel (1987): 80386 Hardware reference manual

    Google Scholar 

  • Intel (1996a): Pentium® Pro family developer's manual, vol. 1: Specifications

    Google Scholar 

  • Intel (1996b): Pentium® Pro family developer's manual, vol. 3: Operating system writer's manual

    Google Scholar 

  • Klar, H. (1996): Integrierte Schaltungen MOS/BICMOS. 2. Aufl. Berlin: Springer

    Google Scholar 

  • Liebig, H.: Rechnerorganisation. 3. Aufl. Berlin: Springer 2003

    Google Scholar 

  • Motorola (1989): MC68040 32-Bit microprocessor user's manual

    Google Scholar 

  • Motorola (1991): MC88110 Second generation RISC microprocessor user's manual

    Google Scholar 

  • Motorola (1993): PowerPC™ 601 — RISC microprocessor user's manual

    Google Scholar 

  • Motorola (1994): MC68060 user's manual

    Google Scholar 

  • Motorola (2003): MPC7450 RISC microprocessor family user's manual. Rev. 3

    Google Scholar 

  • Przybylski, S. A. (1990): Cache and memory hierarchy design. San Mateo: Morgan Kaufmann

    Google Scholar 

  • Rhein, D.; Freitag, H. (1992): Mikroelektronische Speicher. Wien: Springer

    Google Scholar 

  • Ross (1993): SPARC RISC user's guide — hyperSPARC edition, 3rd ed. Austin: Ross Technology

    Google Scholar 

  • Sharma, A.K. (1997): Semiconductor memories — technology, testing and reliability. Piscataway: IEEE Press

    Google Scholar 

  • Tanenbaum, A.S. (2002): Moderne Betriebssysteme. 2. Aufl. München: Pearson/Prentice Hall

    Google Scholar 

  • Van Loo, W. (1987): Maximize performance by choosing best memory. Computer Design 26, H.14, 89–94

    Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

(2005). Speicherorganisation. In: Mikroprozessortechnik und Rechnerstrukturen. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-26716-6_6

Download citation

Publish with us

Policies and ethics