Abstract
Semiconductor memories are to be found in many electronic/microelectronic applications from the everyday Personal Computer (PC) through to the latest generation Personal Digital Assistant (PDA), and embedded systems ranging from automotive electronics through to everyday household products. The memory is required to store data and program code that can be accessed and/or modified in a suitable manner.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
4.12 References
Prince B., “High Performance Memories, New architecture DRAMs and SRAMs evolution and function”, Wiley, England, 1996, ISBN 0-471-95646-5
Bellaouar A. and Elmasry M., “Low-Power Digital VLSI Design, Circuits and Systems”, Kluwer Academic Publishers, The Netherlands, 1995, ISBN 0-7923-9587-5
Rajsuman, R., “System-on-a-Chip Design and Test”, Artech House Publishers, USA, 2000, ISBN 1-58053-107-5
Bushnell M. and Agrawal V., “Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits”, Kluwer Academic Publishers, The Netherlands, ISBN 0-7923-7991-8
Piotr R. Sidorowicz and Janusz A. Brzozowski, “A Framework for Testing Special-Purpose Memories, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 12, December 2003, pp1459–1468
Cheng K., Tsai M. and Wu C., “Neighbourhood Pattern Sensitive Fault Testing and Diagnostics for Random-Access Memories”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 11, November 2002, pp1328–1336
van de Goor A. and Offernan A., “Towards a Uniform Notation for Memory Tests”, Proceedings of the European Design and Test Conference, 1996, pp420–427
van de Goor, A. J., “Testing Semiconductor Memories”, Wiley, New York, 1991, ISBN 0-4719-2587-x
Sharma A. K., “Semiconductor Memories: Technology, Testing, and Reliability”, Wiley-IEEE Press, 2002, ISBN 0-7803-1000-4
Wilkins B.R. “Testing Digital Circuits An Introduction”, Van Nostrand Reinhold (UK), UK, 1986, ISBN 0-442-31748-4
Al-Ars Z. and van de Goor A., “Test Generation and Optimization for DRAM Cell Defects Using Electrical Simulation”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22, No. 10, October 2003, pp1371–1384
Barth J. et al., “Embedded DRAM design and architecture for the IBM 0.11μm ASIC offering”, IBM Journal of Research and Development, Vol. 46, No. 6, November 2002, pp675–689
Vollrath J., “Testing and Characterization of SDRAMs”, IEEE Design and Test of Computers, January–February 2003, pp42–50
van de Goor, “Using March Tests to Test SRAMs”, IEEE Design & Test of Computers, Vol. 10, Issue 1, March 1993, pp8–14
van de Goor A., “An Industrial Evaluation of DRAM Tests”, IEEE Design and Test of Computers, September–October 2004, pp430–440
Der-Cheng Huang and Wen-Ben Jone, “A Parallel Built-In Self-Diagnostic Method for Embedded Memory Arrays”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 4, April 2002, pp449–465
D. C. Huang and W. B. Jone, “A Parallel Transparent BIST Method for Embedded Memory Arrays by Tolerating Redundant Operations”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 5, May 2002, pp617–628
Tehranipour M. and Navabi Z., “Zero-Overhead BIST for Internal SRAM Testing”, Proceedings of the 12th International Conference on Microelectronics, 2000, pp109–112
Park S., et al., “Designing Built-In Self-Test Circuits for Embedded Memories Test”, Proc. of the Second IEEE Asia Pacific Conference on ASICs, 2000, pp315–318
Powell T. et al., “BIST for Deep Submicron ASIC Memories with High Performance Application”, Proc. of the International Test Conference, 2003, pp386–392
Zorian Y. and Shoukourian S., “Embedded-Memory Test and Repair: Infrastructure IP for SoC Yield”, IEEE Design and Test of Computers, May–June 2003, pp58–67
Rajsuman R., “Rambist builder: a methodology for automatic built-in self-test design of embedded RAMs”, Records of the 1996 IEEE International Workshop on Memory Technology, Design and Testing, 1996, pp50–56
Barth R., “Selective Optimization of Test for Embedded Flash Memory”, Proceedings of the International Test Conference, 2002, pp1222
International Technology Roadmap for Semiconductors (ITRS), 2003 Edition, Test and Test Equipment
Riedel M. and Rajski J., “Fault coverage analysis of RAM test algorithms”, Proceedings of the 13th IEEE VLSI Test Symposium, 1995, pp227–234
Rights and permissions
Copyright information
© 2006 Springer-Verlag London Limited
About this chapter
Cite this chapter
(2006). Memory Test. In: Integrated Circuit Test Engineering. Springer, London. https://doi.org/10.1007/1-84628-173-3_4
Download citation
DOI: https://doi.org/10.1007/1-84628-173-3_4
Publisher Name: Springer, London
Print ISBN: 978-1-84628-023-8
Online ISBN: 978-1-84628-173-0
eBook Packages: EngineeringEngineering (R0)