Summary
This chapter presented the Verilog HDL language from a hardware design point of view. The chapter used complete design examples at various levels of abstraction for showing ways in which Verilog could be used in a design. We showed how timing details could be incorporated in cell descriptions. Aside from this discussion of timing, all examples that were presented had one-to-one hardware correspondence and were synthesizable. We have shown how combinational and sequential components can be described for synthesis and how a complete system can be put together using combinational and sequential blocks for it to be tested and synthesized.
This chapter did not cover all of Verilog, but only the most often used parts of the language.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer Science + Business Media, Inc.
About this chapter
Cite this chapter
Navabi, Z. (2005). Verilog for Simulation and Synthesis. In: Digital Design and Implementation with Field Programmable Devices. Springer, Boston, MA. https://doi.org/10.1007/1-4020-8012-3_3
Download citation
DOI: https://doi.org/10.1007/1-4020-8012-3_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-8011-1
Online ISBN: 978-1-4020-8012-8
eBook Packages: EngineeringEngineering (R0)