Abstract
The finite state machine (FSM) and Petri net theories have elaborated many techniques and algorithms that enable the employment of formal methods in the fields of synthesis, testing, and verification. Many of them are based on symbolic state exploration. This paper focuses on the algorithm of the symbolic state space exploration of controllers specified by means of statecharts. Statecharts are a new technique for specifying the behaviour of controllers, which, in comparison with FSM and Petri nets, is enriched with notions of hierarchy, history, and exception transitions. The paper presents the statechart diagrams as a means of digital circuit specification.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
D. Harel, Statecharts, A visual formalism for complex systems. Science of Computer Programming, Vol. 8. North-Holland, Amsterdam, pp. 231–274 (1987).
G. Łabiak, Implementacja sieci Statechart w reprogramowalnej strukturze FPGA. Mat. I Krajowej Konf. Nauk. Reprogramowalne Układy Cyfrowe, Szczecin, pp. 169–177 (1998).
A. Magiollo-Schettini, M. Merro, Priorities in Statecharts, Diparamiento di Informatica, Universita di Pisa, Corso Italia.
M. Rausch B.H. Krogh, Symbolic verification of stateflow logic. In: Proceedings of the 4th Workshop on Discrete Event System, Cagliari, Italy, pp. 489–494 (1998).
UML 1.3 Documentation, Rational Software Corp.’ 99, http://www.rational.com/uml
K. Biliński, Application of Petri Nets in parallel controllers design. PhD. Thesis, University of Bristol, Bristol (1996).
J.R. Burch, E.M. Clarke, K.L. McMillan, D. Dill, Sequential circuit verification using symbolic model checking. In: Proceedings of the 27th Design Automation Conference, pp. 46–51 (June 1990).
O. Coudert, C. Berthet, J.C. Madre, Verification of sequential machines using Boolean functional vectors. In: IMEC-IFIP International Workshop on Applied Formal Methods for Correct VLSI Design, pp. 111–128 (November 1989).
A. Ghosh, S. Devadas, A.R. Newton, Sequential Logic Testing and Verification. Kluwer Academic Publisher, Boston (1992).
M. Adamski, SFC, Petri nets and application specific logic controllers. In: Proceedings of the IEEE International Conference on Systems, Man and Cybernetics, San Diego, USA, pp. 728–733 (November 1998).
M. von der Beeck, A Comparison of Statecharts Variants, LNCS, Vol. 860. Springer, pp. 128–148 (1994).
G. Łabiak, Wykorzystanie hierarchicznego modelu współbieżnego automatu w projektowaniu sterowników cyfrowych. PhD Thesis, Warsaw University of Technology, Warsaw (June, 2003).
S.-I. Minato, Binary Decision Diagrams and Applications for VLSI CAD. Kluwer Academic Publisher, Boston (1996).
G. Łabiak, Symbolic states exploration of controllers specified by means of statecharts. In. Proceedings of the International Workshop DESDes’01, Przytok pp. 209–214 (2001).
http://www.ilogix.com/products/magnum/index.cfm
http://www.uz.zgora.pl/~glabiak
F. Somenzi, CUDD: CU decision diagram package, http://vlsi.colorado.edu/~fabio/CUDD/cuddIntro.html
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer Science+Business Media, Inc.
About this chapter
Cite this chapter
Łabiak, G. (2005). Symbolic State Exploration of UML Statecharts for Hardware Description. In: Design of Embedded Control Systems. Springer, Boston, MA. https://doi.org/10.1007/0-387-28327-7_7
Download citation
DOI: https://doi.org/10.1007/0-387-28327-7_7
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-23630-8
Online ISBN: 978-0-387-28327-2
eBook Packages: EngineeringEngineering (R0)