Conclusion
We presented our Network-on-Chip project, Proteo. It is a flexible interconnect IP library that is implemented using generic VHDL blocks. The communication inside Proteo is based on point-to-point connections which are using packet based communication in the lower level of the protocol stack. The main elements of Proteo are the port module and the interface block. The implementation of Proteo is controlled through design parameters which define the protocol and structure and size of the node components. The modular architecture chosen seems flexible enough to allow the definition of a range of protocols.
Initial results show that, although the basic principles may be good enough, more resources, like the possibility of creating and using an optimized FIFO block, will be of great benefit to the project.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
M. Birnbaum and H. Sachs. How VSIA answers the SoC dilemma. IEEE Computer, pages 42–49, June 1999.
A. Ferrari and A. Sangiovanni-Vincentelli. System design: traditional concepts and new paradigms. In Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors, Austin, USA, October 1999.
H. Chang et al. Surviving the SOC Revolution: A Guide to Platform-Based Design. Kluwer Academic Publishers, 1999.
J. A. Rowson and A. Sangiovanni-Vincentelli. Interface-based design. In Proceedings of DAC, Anaheim, California, USA, June 1997.
G. Nicolescu, Sungjoo Yoo, and A. A. Jerraya. Mixed-level cosimulation for fine gradual refinement of communication in soc design. In Proceedings of DATE, Munich, Germany, March 2001.
E. Salminen, V. Lahtinen, K. Kuusilinna, and T. Hämäläinen. Overview of bus-based system-on-chip interconnections. In Proceedings of ISCAS, Scottsdale, Arizona, USA, May 2002.
A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. berg, M. Millberg, and D. Lindqvist. Network on a chip: An architecture for billion transistor era. In Proceedings of NORCHIP 2000, Turku, Finland, November 2000.
P. Guerrier and A. Greiner. A generic architecture for on-chip packet-switched interconnections. In Proceedings of DATE 2000, Paris, France, March 2000.
W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proceedings of DAC, Las Vegas, USA, June 2001.
A. Sangiovanni-Vincentelli. Defining platform-based design. http://www.eedesign.com/features/exclusive/OEG20020204S0062.
I. Saastamoinen, T. Suutari, J. Isoaho, and J. Nurmi. Interconnect ip for gigascale system-on-chip. In Proceedings of ECCTD 2001, Espoo, Finland, August 2001.
C. A. Zeferino, M. E. Kreutz, L. Carro, and A. A. Susin. Models for Communication Tradeoffs on Systems-on-Chip. In Proceedings of International Workshop on IP-Based SoC Design, Grenoble, France, October 2002.
P. Judge. Open systems: The Basic Guide to OSI and its Implementation. Computer weekly, 1988.
J. Muttersbach, T. Villiger, H. Kaeslin, N. Felber, and W. Fichtner. Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems. In Proceedings of the 12th Annual IEEE International ASIC/SOC Conference, Washington DC, USA, September 1999.
Li-Shiuan Peh. Flow Control and Micro-Architectural Mechanisms for Extending the Performance of Interconnection Networks. PhD thesis, Stanford University, August 2001.
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Kluwer Academic Publishers
About this chapter
Cite this chapter
Saastamoinen, I., Sigüenza-Tortosa, D., Nurmi, J. (2003). An IP-Based On-Chip Packet-Switched Network. In: Jantsch, A., Tenhunen, H. (eds) Networks on Chip. Springer, Boston, MA. https://doi.org/10.1007/0-306-48727-6_10
Download citation
DOI: https://doi.org/10.1007/0-306-48727-6_10
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7392-2
Online ISBN: 978-0-306-48727-9
eBook Packages: Springer Book Archive