This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
D.W. Dobberpuhl, et al, “A 200 MHz 64-bit Dual-issue CMOS Processor,” Digital Technical Journal, vol. 4, no. 4, pp. 35–50, 1992.
V. Friedman and S. Liu, “Dynamic Logic CMOS Circuits,” IEEE J. Solid-State Circuits, vol. SC-19, no. 2, pp. 263–266, April, 1984.
N.F. Goncalves and H.J. DeMan, “NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures,” IEEE J. Solid-State Circuits, vol. SC-18, no. 3, pp. 261–266, June, 1983.
R.X. Gu and M.I. Elmasry, “All N-Logic High-Speed True Single-Phase Dynamic CMOS Logic,” IEEE J. Solid-State Circuits, vol. 31, no. 2, pp. 221–299, Feb., 1996.
I.S. Hwang and A.J. Fisher, “Ultrafast Compact 32-bit CMOS Adder in Multiple-Output Domino Logic,” IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 358–369, April, 1989.
Y. Ji-ren, I. Karlsson, and C. Svenson, “A true single phase clock dynamic CMOS circuit technique,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 899–901, 1987.
R.H. Krambek, C.M. Lee, and H-F. Law, “High-speed compact circuits with CMOS,” IEEE J. Solid-State Circuits, vol. SC-17, no. 3, pp. 614–618, April, 1982.
J.A. Pretorius, A.S. Shubat, and C.A.T. Salama, “Analysis and design optimization of domino CMOS logic with applications to standard cells,” IEEE J. Solid-State Circuits, vol. SC-20, no. 2, pp. 523–530, April, 1985.
J.A. Pretorius, A.S. Shubat, and C.A.T. Salama, “Charge distribution and noise margins in domino CMOS,” IEEE Trans. Circuits and Systems, vol. CAS-33, no. 8, pp. 786–793, August, 1986.
J. Rabaey, Digital Integrated Circuits, Prentice-Hall, Upper Saddle River, NJ, 1996.
M. Shoji, CMOS Digital Circuit Technology, Prentice-Hall, Englewood cliff, NJ, 1988.
M. Shoji, “FET Scaling in Domino CMOS gates,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1067–1071, Oct., 1985.
J. Yuan and C. Svensen, “High-Speed CMOS Circuit Technique,” IEEE J. Solid-State Circuits, vol. 24, no. 1, pp. 62–70, Feb., 1989.
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2002). CMOS Dynamic Logic Families. In: CMOS Logic Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/0-306-47529-4_8
Download citation
DOI: https://doi.org/10.1007/0-306-47529-4_8
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-7923-8452-6
Online ISBN: 978-0-306-47529-0
eBook Packages: Springer Book Archive