Chapter Summary
In this chapter the ASIC design flows incorporating the latest tools and technology for very deep sub-micron (VDSM) technologies were reviewed. The flow started with the definition of specification,and ended with physical layout. The significance was placed on logic and physical synthesis related topics.
Also introduced was a new concept of physical synthesis as applicable to the design flow to shorten the design cycle of the chip. The need to perform physical synthesis was emphasized to get a better estimation of delays and shorten the time-to-market.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2002). Asic Design Methodology. In: Advanced ASIC Chip Synthesis Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®. Springer, Boston, MA. https://doi.org/10.1007/0-306-47507-3_1
Download citation
DOI: https://doi.org/10.1007/0-306-47507-3_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-7923-7644-6
Online ISBN: 978-0-306-47507-8
eBook Packages: Springer Book Archive