Skip to main content

Optimal Error Detection Circuits for Sequential Circuits with Observable States

  • Conference paper
Fault-Tolerant Computing Systems

Part of the book series: Informatik-Fachberichte ((INFORMATIK,volume 283))

Abstract

For the design of sequential error detection circuits very few methods adapted to specific fault models are known. In[AS 75, SS 89] it is described how all single stuck-at faults of single gates and single memory elements can be detected by a checker. The hardware costs are relatively high and this method is based on the described specific fault model. In [HO 85] a “coding” of the actual state of the monitored sequential circuit and a “coding” of the forecasted state are compared.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Aksenova,G.P. and E.S. Sogomonjan, Synthesis of circuits for checking automata with memory (russ.), AT (1975),No.7,132– 142.

    Google Scholar 

  2. Fulton,J.M., Apparatur for parity checking a binary register,USPS 356 7916,G06F 11/08,1971.

    Google Scholar 

  3. Graf,S. und M.Gössel, Fehlererkennungsschaltungen,Akademie- Verlag,Berlin, u.Oldenbourg-Verlag,München,1987,engl. transl. McGraw-Hill in press.

    Google Scholar 

  4. Horwart,J.,Checking sequential logic circuits,USPS 455 6976, G06F 11/00,1985.

    Google Scholar 

  5. Hsiao,M.Y.,Patel,A.M. and D.K.Pradhan, Storage address generator with on-line fault detection capability, IEEE Trans. Comp.,C-26, (1977), 1144–1147.

    Google Scholar 

  6. Rao,T.R.N, and E. Fujiwara, Error control coding for computer systems,Prentice Hall, Englewood Cliffs, 1989.

    Google Scholar 

  7. Sogomonjan,E.W. and E.Y. Slabakov, Selftesting circuits and fault tolerant systems (russ.), Radio i DSvjas,Moscow,1989.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1991 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Gössel, M. (1991). Optimal Error Detection Circuits for Sequential Circuits with Observable States. In: Cin, M.D., Hohl, W. (eds) Fault-Tolerant Computing Systems. Informatik-Fachberichte, vol 283. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-76930-6_15

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-76930-6_15

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-54545-3

  • Online ISBN: 978-3-642-76930-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics