A Smart Memory Accelerated Computed Tomography Parallel Backprojection
- Cite this paper as:
- Zhu Q., Pileggi L., Franchettis F. (2013) A Smart Memory Accelerated Computed Tomography Parallel Backprojection. In: Burg A., Coṣkun A., Guthaus M., Katkoori S., Reis R. (eds) VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design. VLSI-SoC 2012. IFIP Advances in Information and Communication Technology, vol 418. Springer, Berlin, Heidelberg
As nanoscale lithography challenges mandate greater pattern regularity and commonality for logic and memory circuits, new opportunities are created to affordably synthesize more powerful smart memory blocks for specific applications. Leveraging the ability to embed logic inside the memory block boundary, we demonstrate the synthesis of smart memory architectures that exploits the inherent memory address patterns of the backprojection algorithm to enable efficient parallel image reconstruction at minimum hardware overhead. An end-to-end design framework in sub-20nm CMOS technologies was constructed for the physical synthesis of smart memories and evaluation of the huge design space. Our experimental results show that customizing memory for the computerized tomography (CT) parallel backprojection can achieve more than 30% area and power savings while offering significant performance improvements with marginal sacrifice of image accuracy.
KeywordsSmart Memory Logic and Memory Synthesis Computed Tomography Parallel Backprojection
Unable to display preview. Download preview PDF.