Pushing the Limits of SHA-3 Hardware Implementations to Fit on RFID

  • Peter Pessl
  • Michael Hutter
Conference paper

DOI: 10.1007/978-3-642-40349-1_8

Part of the Lecture Notes in Computer Science book series (LNCS, volume 8086)
Cite this paper as:
Pessl P., Hutter M. (2013) Pushing the Limits of SHA-3 Hardware Implementations to Fit on RFID. In: Bertoni G., Coron JS. (eds) Cryptographic Hardware and Embedded Systems - CHES 2013. CHES 2013. Lecture Notes in Computer Science, vol 8086. Springer, Berlin, Heidelberg

Abstract

There exists a broad range of RFID protocols in literature that propose hash functions as cryptographic primitives. Since keccak has been selected as the winner of the NIST SHA-3 competition in 2012, there is the question of how far we can push the limits of keccak to fulfill the stringent requirements of passive low-cost RFID. In this paper, we address this question by presenting a hardware implementation of keccak that aims for lowest power and lowest area. Our smallest (full-state) design requires only 2 927 GEs (for designs with external memory available) and 5 522 GEs (total size including memory). It has a power consumption of 12.5 μW at 1 MHz on a low leakage 130 nm CMOS process technology. As a result, we provide a design that needs 40% less resources than related work. Our design is even smaller than the smallest SHA-1 and SHA-2 implementations.

Keywords

Hardware Implementation SHA-3 Keccak ASIC RFID Low-Power Design Embedded Systems 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Peter Pessl
    • 1
  • Michael Hutter
    • 1
  1. 1.Institute for Applied Information Processing and Communications (IAIK)Graz University of TechnologyGrazAustria

Personalised recommendations