Chapter

Transactions on High-Performance Embedded Architectures and Compilers IV

Volume 6760 of the series Lecture Notes in Computer Science pp 111-134

A Highly Scalable Parallel Implementation of H.264

  • Arnaldo AzevedoAffiliated withDelft University of Technology
  • , Ben JuurlinkAffiliated withDelft University of Technology
  • , Cor MeenderinckAffiliated withDelft University of Technology
  • , Andrei TerechkoAffiliated withVector Fabrics
  • , Jan HoogerbruggeAffiliated withNXP
  • , Mauricio AlvarezAffiliated withTechnical University of Catalonia (UPC)
  • , Alex RamirezAffiliated withTechnical University of Catalonia (UPC)Barcelona Supercomputing Center (BSC)
  • , Mateo ValeroAffiliated withTechnical University of Catalonia (UPC)Barcelona Supercomputing Center (BSC)

* Final gross prices may vary according to local VAT.

Get Access

Abstract

Developing parallel applications that can harness and efficiently use future many-core architectures is the key challenge for scalable computing systems. We contribute to this challenge by presenting a parallel implementation of H.264 that scales to a large number of cores. The algorithm exploits the fact that independent macroblocks (MBs) can be processed in parallel, but whereas a previous approach exploits only intra-frame MB-level parallelism, our algorithm exploits intra-frame as well as inter-frame MB-level parallelism. It is based on the observation that inter-frame dependencies have a limited spatial range. The algorithm has been implemented on a many-core architecture consisting of NXP TriMedia TM3270 embedded processors. This required to develop a subscription mechanism, where MBs are subscribed to the kick-off lists associated with the reference MBs. Extensive simulation results show that the implementation scales very well, achieving a speedup of more than 54 on a 64-core processor, in which case the previous approach achieves a speedup of only 23. Potential drawbacks of the 3D-Wave strategy are that the memory requirements increase since there can be many frames in flight, and that the frame latency might increase. Scheduling policies to address these drawbacks are also presented. The results show that these policies combat memory and latency issues with a negligible effect on the performance scalability. Results analyzing the impact of the memory latency, L1 cache size, and the synchronization and thread management overhead are also presented. Finally, we present performance requirements for entropy (CABAC) decoding.