Chapter

Architecture of Computing Systems - ARCS 2011

Volume 6566 of the series Lecture Notes in Computer Science pp 74-85

Emulating Transactional Memory on FPGA Multiprocessors

  • Matteo PuscedduAffiliated withDEI, Politecnico di Milano
  • , Simone CeccoliniAffiliated withDEI, Politecnico di Milano
  • , Antonino TumeoAffiliated withPacific Northwest National Laboratory
  • , Gianluca PalermoAffiliated withDEI, Politecnico di Milano
  • , Donatella SciutoAffiliated withDEI, Politecnico di Milano

* Final gross prices may vary according to local VAT.

Get Access

Abstract

In this paper we discuss the development of two emulation platforms for transactional memory systems on a single Field Programmable Gate Array (FPGA). We introduce two systems, integrating only off-the-shelf components, that respectively use a centralized and a distributed approach, presenting their hardware and software design. We analyze and compare these two architectures to a lock based multiprocessor prototype, discussing the trade-offs in terms of design complexity, performance and scalability.