Chapter

Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation

Volume 6448 of the series Lecture Notes in Computer Science pp 105-115

Self-Timed SRAM for Energy Harvesting Systems

  • Abdullah BazAffiliated withMicroelectronic System Design Group, School of EECE, Newcastle University
  • , Delong ShangAffiliated withMicroelectronic System Design Group, School of EECE, Newcastle University
  • , Fei XiaAffiliated withMicroelectronic System Design Group, School of EECE, Newcastle University
  • , Alex YakovlevAffiliated withMicroelectronic System Design Group, School of EECE, Newcastle University

* Final gross prices may vary according to local VAT.

Get Access

Abstract

Portable digital systems tend to be not just low power but power efficient as they are powered by low batteries or energy harvesters. Energy harvesting systems tend to provide nondeterministic, rather than stable, power over time. Existing memory systems use delay elements to cope with the problems under different Vdds. However, this introduces huge penalties on performance, as the delay elements need to follow the worst case timing assumption under the worst environment. In this paper, the latency mismatch between memory cells and the corresponding controller using typical delay elements is investigated and found to be highly variable for different Vdd values. A Speed Independent (SI) SRAM memory is then developed which can help avoid such mismatch problems. It can also be used to replace typical delay lines for use in bundled-data memory banks. A 1Kb SI memory bank is implemented based on this method and analysed in terms of the latency and power consumption.