A Novel Cache Organization for Tiled Chip Multiprocessor

* Final gross prices may vary according to local VAT.

Get Access

Abstract

Increased device density and working set size are driving a rise in cache capacity, which comes at the cost of high access latency. Based on the characteristic of shared data, which is accessed frequently and consumes a little capacity, a novel two-level directory organization is proposed to minimize the cache access time in this paper. In this scheme, a small Fast Directory is used to offer fast hits for a great fraction of memory accesses. Detailed simulation results show that on a 16-core tiled chip multiprocessor, this approach reduces average access latency by 17.9% compared to the general cache organization, and improves the overall performance by 13.3% on average.

This work is supported by the Natural Science Foundation of China under Grant No. 60673145, No. 60773146 and No. 60833004.