Cache Conscious Trees: How Do They Perform on Contemporary Commodity Microprocessors?
- Kyungwha KimAffiliated withDept of Computer Science, Sookmyung Women’s University
- , Junho ShimAffiliated withDept of Computer Science, Sookmyung Women’s University
- , Ig-hoon LeeAffiliated withPrompt Corp., Seoul
Some index structures have been redesigned to minimize the cache misses and improve their CPU cache performances. The Cache Sensitive B+-Tree and recently developed Cache Sensitive T-Tree are the most well-known cache conscious index structures. Their performance evaluations, however, were made in single core CPU machines. Nowadays even the desktop computers are equipped with multi-core CPU processors. In this paper, we present an experimental performance study to show how cache conscious trees perform on different types of CPU processors that are available in the market these days.
- Cache Conscious Trees: How Do They Perform on Contemporary Commodity Microprocessors?
- Book Title
- Computational Science and Its Applications – ICCSA 2007
- Book Subtitle
- International Conference, Kuala Lumpur, Malaysia, August 26-29, 2007. Proceedings, Part I
- pp 189-200
- Print ISBN
- Online ISBN
- Series Title
- Lecture Notes in Computer Science
- Series Volume
- Series ISSN
- Springer Berlin Heidelberg
- Copyright Holder
- Springer-Verlag Berlin Heidelberg
- Additional Links
- Industry Sectors
- eBook Packages
To view the rest of this content please follow the download PDF link above.