Low-Power Twiddle Factor Unit for FFT Computation
- Cite this paper as:
- Pitkänen T., Partanen T., Takala J. (2007) Low-Power Twiddle Factor Unit for FFT Computation. In: Vassiliadis S., Bereković M., Hämäläinen T.D. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2007. Lecture Notes in Computer Science, vol 4599. Springer, Berlin, Heidelberg
An integral part of FFT computation are the twiddle factors, which, in software implementations, are typically stored into RAM memory implying large memory footprint and power consumption. In this paper, we propose a novel twiddle factor generator based on reduced ROM tables. The unit supports both radix-4 and mixed-radix-4/2 FFT algorithms and several transform lengths. The unit operates at a rate of one factor per clock cycle.
Unable to display preview. Download preview PDF.