Abstract
The verification of the timing requirements of large VLSI circuits is generally performed by using simulation or timing analysis on each combinational block of the circuit. A key factor in timing analysis is the election of the delay model type. Pin-to-pin delay models are usually employed, but their application is limited in timing analysis when dealing with floating mode or complex gates. This paper does not introduce a delay model but a delay model type called Transistor Path Delay Model (TPDM). This new type of delay model is specially useful for timing analysis in floating mode, since it is not required to know the whole input sequence to apply it, and can manage complex CMOS gates. An algorithm to get upper bounds on the stabilization time of each gate output using TPDM is also introduced.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Güntzel, J.L.: Functional Timing Analysis of VLSI Circuits Containing Complex Gates, Porto Alegre: PPGC da UFRGS (2000)
Chen, H.-C., Du, D.: Path Sensitization in Critical Path Problem. IEEE Transactions on CAD of Integrated Circuits and Systems 12(2), 196–207 (1993)
Chico, J.J.: Propagation Delay Degradation in Logic CMOS Gates, Tesis doctoral, Universidad de Sevilla (2000)
Daga, J.M., Auvergne, D.: A Comprehensive Delay Macro Modeling for Submicrometer CMOS Logics. IEEE Journal of Solid-State Circuits 34(1) (January 1999)
Casu, M.R., Masera, G., Piccinini, G., Ruo Roch, M., Zamboni, M.: A high accuracy-low complexity model for CMOS delays. In: Actas IEEE International Symposium on Circuits and Systems (ISCAS), pp. 455-458 (2000)
Chen, L., Gupta, S.K., Breuer, M.A.: A New Gate Delay Model for Simultaneous Switching and its Applications. In: Design Automation Conference, pp. 289-294
Chandramouli, V., Sakallah, K.A.: Modelling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time. In: 33rd Design Automation Conference (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Guerrero, D. et al. (2003). Computational Delay Models to Estimate the Delay of Floating Cubes in CMOS Circuits. In: Chico, J.J., Macii, E. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2003. Lecture Notes in Computer Science, vol 2799. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39762-5_56
Download citation
DOI: https://doi.org/10.1007/978-3-540-39762-5_56
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20074-1
Online ISBN: 978-3-540-39762-5
eBook Packages: Springer Book Archive