Instantiating Uninterpreted Functional Units and Memory System: Functional Verification of the VAMP
- Cite this paper as:
- Beyer S., Jacobi C., Kröning D., Leinenbach D., Paul W.J. (2003) Instantiating Uninterpreted Functional Units and Memory System: Functional Verification of the VAMP. In: Geist D., Tronci E. (eds) Correct Hardware Design and Verification Methods. CHARME 2003. Lecture Notes in Computer Science, vol 2860. Springer, Berlin, Heidelberg
In the VAMP (verified architecture microprocessor) project we have designed, functionally verified, and synthesized a processor with full DLX instruction set, delayed branch, Tomasulo scheduler, maskable nested precise interrupts, pipelined fully IEEE compatible dual precision floating point unit with variable latency, and separate instruction and data caches. The verification has been carried out in the theorem proving system PVS. The processor has been implemented on a Xilinx FPGA.