Efficient Hardware Implementation of MQ Asymmetric Cipher PMI+ on FPGAs
- Cite this paper as:
- Tang S., Lv B., Chen G., Peng Z. (2014) Efficient Hardware Implementation of MQ Asymmetric Cipher PMI+ on FPGAs. In: Huang X., Zhou J. (eds) Information Security Practice and Experience. ISPEC 2014. Lecture Notes in Computer Science, vol 8434. Springer, Cham
PMI+ is a Multivariate Quadratic (MQ) public key algorithm used for encryption and decryption operations, and belongs to post quantum cryptography. We designs a hardware on FPGAs to efficiently implement PMI+ in this paper. Our main contributions are that, firstly, a hardware architecture of encryption and decryption of PMI+ is developed, and description of corresponding hardware algorithm is proposed; secondly, basic arithmetic units are implemented with higher efficiency that multiplication, squaring, vector dot product and power operation are implemented in full parallel; and thirdly, an optimized implementation for core module, including optimized large power operation, is achieved. The encryption and decryption hardware of PMI+ is efficiently realized on FPGA by the above optimization and improvement. It is verified by experiments that the designed hardware can complete an encryption operation within 497 clock cycles, and the clock frequency can be up to 145.6MHz, and the designed hardware can complete a decryption operation within 438 clock cycles wherein the clock frequency can be up to 37.04MHz.
KeywordsMultivariate Quadratic (MQ) Public Key Algorithm PMI+ Encryption and Decryption Hardware Implementation FPGA Optimized Large Power Operation
Unable to display preview. Download preview PDF.