Robustness in Digital Hardware
Purchase on Springer.com
$29.95 / €24.95 / £19.95*
* Final gross prices may vary according to local VAT.
The growth in electronics has probably been the equivalent of the Industrial Revolution in the past century in terms of how much it has transformed our daily lives. There is a great dependency on technology whether it is in the devices that control travel (e.g., in aircraft or cars), our entertainment and communication systems, or our interaction with money, which has been empowered by the onset of Internet shopping and banking. Despite this reliance, there is still a danger that at some stage devices will fail within the equipment’s lifetime. The purpose of this chapter is to look at the factors causing failure and address possible measures to improve robustness in digital hardware technology and specifically chip technology, giving a long-term forecast that will not reassure the reader!
- Allan, A., Edenfeld, D., Joyner, W.H., J., Kahng, A., Rodgers, M., and Zorian, Y. (2002). 2001 Technology Roadmap for Semiconductors. Computer, 35(1):42–53. CrossRef
- Andraka, R. and Brady, J. (2002). Low complexity method for detecting configuration upsets in SRAM-based FPGAs. In Proceedings 5th International Conference on Military and Aerospace Programmable Logic Devices, volume B4, Maryland, USA.
- Boselli, G. and Duvvury, C. (2005). Trends and challenges to ESD and Latch-up designs for nanometer CMOS technologies. Microelectronics and Reliability, 45(9–11):1406–1414. CrossRef
- Compton, K. and Hauck, S. (2002). Reconfigurable computing: a survey of systems and software. ACM Computer Survey, 34(2):171–210. CrossRef
- Constantinescu, C. (2003). Trends and challenges in VLSI circuit reliability. IEEE Micro, 23(4):14–19. CrossRef
- Gajski, D., Wu, A.-H., Chaiyakul, V., Mori, S., Nukiyama, T., and Bricaud, P. (2000). Essential issues for IP reuse. In Proceedings of the ASP-DAC 2000 Design Automation Conference, Asia and South Pacific, pages 37–42, January 25–28, Yokohama, Japan. IEEE Standards Office. CrossRef
- Glossner, J., Moreno, J., Moudgill, M., Derby, J., Hokenek, E., Meltzer, D., Shvadron, U., and Ware, M. (2000). Trends in compilable DSP architecture. In Workshop on Signal Processing Systems (SIPS’2000), pages 181–1999, October 11–13, Lafayette, LA, USA. IEEE Press.
- Gokhale, M., Graham, P., Wirthlin, M., and Johnson, D. (2006). Dynamic reconfiguration for management of radiation-induced faults in FPGAs. International Journal of Embedded Systems, 2(1):28–38. CrossRef
- Golshan, S. and Bozorgzadeh, E. (2007). Single-event-upset (SEU) awareness in FPGA routing. In Proceedings 44th Confenrence on Design Automation, pages 330–333. ACM Press, New York.
- Hennessey, J. and Patterson, D. (1996). Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers Inc., New York.
- Hentschke, R., Marques, F., Lima, F., Carro, L., Susin, A., and Reis, R. (2002). Analyzing area and performance penalty of protecting different digital modules with Hamming code and triple modular redundancy. In Proceedings 15th Symposium on Integrated Circuits and Systems Design, pages 95–100, September 9–14, Porto Alegre, RS, Brazil. IEEE ComputerSociety. CrossRef
- Hollander, H., Carlson, B., and Bennett, T. (1995). Synthesis of SEU-tolerant ASICs using concurrent error correction. In Proceedings 5th Great Lakes Symposium on VLSI, pages 90–93, March 16–18, Washington, USA. IEEE Computer Society.
- Hurst, S. (1988). VLSI Testing: digital and mixed analogue/digital techniques. IEE, Savoy Place, London.
- IRTS (2003). International roadmap for semiconductors. http://www.itrs.net/.
- Koufaty, D. and Marr, D. (2003). Hyperthreading technology in the netburst microarchitecture. IEEE Micro, 23(2):56–65. CrossRef
- Lacoe, R., Osborn, J., Koga, R., Brown, S., and Mayer, D. (2000). Application of hardness-by-design methodology to radiation-tolerant ASIC technologies. IEEE Transactions on Nuclear Science, 47(6):2334–2341. CrossRef
- LaPedus, M. (2007). Open-silicon to drive down mask costs. EE Times Online. http://www.eetimes.com/showArticle.jhtml?articleID=198900081.
- Lightbody, G., Woods, R., and Walke, R. (2003). Design of a parameterizable silicon intellectual property core for QR-based RLS filtering. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 11(4):659–678. CrossRef
- Makihara, A., Sakaide, Y., Tsuchiya, Y., Arimitsu, T., Asai, H., Iide, Y., Shindou, H., Kuboyama, S., and Matsuda, S. (2003). Single-event effects in 0.18/spl mu/m CMOS commercial processes. IEEE Transactions on Nuclear Science, 50(6):2135–2138. CrossRef
- Naughton, J. and Tyler, M. (2005). Best methods to minimize latch-up sensitivities in semiconductor circuits. In IEEE Workshop on Microelectronics and Electron Devices, pages 95–98, April 15, Boise, Idaho, US. IEEE Standards Office.
- Phillips, I. (2007). When less means more; and more, the-same? In IEEE International Symposium on Industrial Embedded Systems, July 4–6, Lisbon, Portugal. IEEE Industrial Electronics Society.
- Robertson, C. (2004). Silicon modeling of nanometer systems-on-chip. In Proceedings 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, pages 19–22, July 19–21, Banff, Canada. IEEE Computer Society. CrossRef
- Rowen, C. (2002). Reducing SoC simulation and development time. Computer, 35(12):29–34. CrossRef
- Ruano, O., Reyes, P., Maestro, J., Sterpone, L., and Reviriego, P. (2007). An experimental analysis of SEU sensitiveness on system knowledge-based hardening techniques. In IEEE Conference on Design and Diagnostics of Electronic Circuits and Systems (DDECS’07), pages 1–6, April 11–13, Krakow, Poland. IEEE Press. CrossRef
- Rui, S., Ying, H., Dong-Hui, W., Tie-Jun, Z., Qian, Y., and Chao-Huan, H. (2003). A 32-bit hybrid microprocessor design for multimedia applications. In Proceedings 5th International Conference on ASIC, page (2.3), Beijing, China, October 21–24. IEEE Press.
- Samudrala, P., Ramos, J., and Katkoori, S. (2004). Selective triple Modular redundancy (STMR) based single-event upset (SEU) tolerant synthesis for FPGAs. IEEE Transactions on Nuclear Science, 51(5, Part 4):2957–69. CrossRef
- Sezer, S., Woods, R., Heron, J., and Marshall, A. (1998). Fast partial reconfiguration for FCCMs. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM’98), page 318, Washington, DC. IEEE Computer Society. CrossRef
- Shannon, L. (2002). Impact of Intellectual Property Cores on Field Programmable Gate Array Designs. National Library of Canada.
- Stoica, A., Zebulum, R., Keymeulen, D., Tawel, R., Daud, T., and Thakoor, A. (2001). Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-orientedchips. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(1):227–232. CrossRef
- Tan, E. J. and Heinzelman, W. B. (2003). DSP architectures: past, present and futures. SIGARCH Computer Architecture News, 31(3):6–19. CrossRef
- Robustness in Digital Hardware
- Book Title
- Robust Intelligent Systems
- Book Part
- Part I
- pp 3-21
- Print ISBN
- Online ISBN
- Springer London
- Copyright Holder
- Springer-Verlag London
- Additional Links
- Industry Sectors
- eBook Packages
- Alfons Schuster (1)
- Editor Affiliations
- 1. School of Computing and Mathematics, University of Ulster at Jordanstown
- Author Affiliations
- 2. School of Electronics, Electrical Engineering and Computer Science, ECIT, Queen’s University Belfast, Queen’s Island, Queen’s Road, Belfast, BT3 9DT, Northern Ireland
- 3. School of Computing & Mathematics, University of Ulster, Newtownabbey, Co. Antrim, BT37 0QB, Northern Ireland
To view the rest of this content please follow the download PDF link above.