Abstract
Accurate estimation of switching activity is very important in digital circuits. In this paper we present a comparison between the evaluation of the switching activity calculated using logic (Verilog) and electrical (HSPICE) simulators. We also study how the variation on the delay model (min, typ, max) and parasitic effects affect the number of transitions in the circuit. Results show a variable and significant overestimation of this measurement using logic simulators even when including postlayout effects. Furthermore, we show the contribution of glitches to the overall switching activity, giving that the treatment of glitches in conventional logic simulators is the main cause of switching activity overestimation.
This work has been sponsored by MCYT of Spain under Projects TIC2000-1350 and TIC2001/2283
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
A. Ghosh, S. Devadas, K. Keutzer, and J. White: “Estimation of Average Switching Activity in Combinational and Sequential Circuits”. Proc. 29th Design Automation Conference, pp. 253–259. June 1992.
J. Monteiro, S. Devadas, and B. Lin: “A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits”. Proc. 31th Design Automation Conference, pp. 12–17. Jun. 1994.
X. Aragonès, J. L. González and A. Rubio, “Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs”. Kluwer Academic Publishers, 1999.
D.J. Allstot, S-H. Chee and M. Shrivastawa, “Folded Source-Coupled Logic vs. CMOS Static Logic for Low-Noise Mixed-Signal ICs”, IEEE Trans. Circuits and Systems I, Vol. 40, pp. 553–563, Sept. 1993.
Y. Tsividis, “Mixed Analog-Digital VLSI Design and Technology”. McGraw-Hill, 1995.
E. Melcher, W. Röthig, M. Dana. “Multiple Input Transitions in CMOS Gates”. Microprocessing and Microprogramming 35 (1992) pp. 683–690. North Holland.
C. Metra, M. Favalli, B. Riccò. “Glitch power dissipation model”. In Proc. PATMOS’95. pp. 175–189
M. Eisele, J. Berthold. “Dynamic Gate Delay Modeling for Accurate Estimation of Glitch Power at Logic Level”. In Proc. PATMOS’95. pp. 190–201. 1995.
M.J. Bellido, J. Juan-Chico, A.J. Acosta, M. Valencia and J.L. Huertas: “Logical modeling of delay degradation effect in static CMOS gates”. IEE Proc. Circuits Devices Sist., Vol. 147, N°2, pp. 107–117. April 2000.
G. Jochens, L. Kruse and W. Nebel: “Application of toggle-based power estimation to module characterization”. In Proc. PATMOS’97. pp. 161–170. 1997.
D. Rabe, G. Jochens, L. Kruse and W. Nebel. “Power-simulation of cell based ASICs: accuracy-and performance trade-offs”. In Proc. DATE’98. pp. 356–361. 1998.
D. Bryan and H. Fujiwara: “A neutral netlist of 10 Combinational Benchmark Circuits and a target Translator in Fortran”. IEEE International Symposium on Circuits and Systems, pp. 695–698. June, 1985.
L. Wall, T. Christiansen and R. L. Schwartz, “Programming PERL”. O’Reilly, 1996.
F. N. Najm: “A Survey of Power Estimation Techniques in VLSI Circuits”. IEEE Transactions on VLSI Systems, Vol. 2, num. 4, pp. 446–455. Dec. 1994.
J. Juan-Chico, M.J. Bellido, P. Ruiz-de-Clavijo, A.J. Acosta and M. Valencia: “Gate-Level Modeling of the Delay Degradation Effect”. Proc. 15th DCIS, pp. 537–542, Nov. 2000.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Baena, C., Juan-Chico, J., Bellido, M.J., de Clavijo, P.R., Jiménez, C.J., Valencia, M. (2002). Measurement of the Switching Activity of CMOS Digital Circuits at the Gate Level. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds) Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2002. Lecture Notes in Computer Science, vol 2451. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45716-X_35
Download citation
DOI: https://doi.org/10.1007/3-540-45716-X_35
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-44143-4
Online ISBN: 978-3-540-45716-9
eBook Packages: Springer Book Archive