Chapter

Integrated Circuit Design

Volume 1918 of the series Lecture Notes in Computer Science pp 76-87

Date:

Accurate Power Estimation of Logic Structures Based on Timed Boolean Functions

  • G. TheodoridisAffiliated withVLSI Design Lab., Dept. of Elect. and Comp. Eng., University of Patras
  • , S. TheoharisAffiliated withVLSI Design Lab., Dept. of Elect. and Comp. Eng., University of Patras
  • , N.D. ZervasAffiliated withVLSI Design Lab., Dept. of Elect. and Comp. Eng., University of Patras
  • , C.E. GoutisAffiliated withVLSI Design Lab., Dept. of Elect. and Comp. Eng., University of Patras

* Final gross prices may vary according to local VAT.

Get Access

Abstract

A new probabilistic method to estimate the switching activity of a logic circuit under a real delay gate model, is introduced. Based on Markov stochastic processes and generalizing the basic concepts of zero delay-based methods, a new probabilistic model to estimate accurately the power consumption, is developed. More specifically, a set of new formulas, which describe the temporal and spatial correlation in terms of the associated zero delay-based parameters, under real delay model, are derived. The chosen gate model allows accurate estimation of the functional and spurious (glitches) transitions, leading to accurate power estimation. Comparative study and analysis of benchmark circuits demonstrates the accuracy of the proposed method.