Skip to main content
SpringerLink
Log in

Influence of Clocking Strategies on the Design of Low Switching-Noise Digital and Mixed-Signal VLSI Circuits

  • Conference paper
  • First Online:
Book cover Integrated Circuit Design (PATMOS 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1918))

Abstract

This communication shows the influence of clocking schemes on the digital switching noise generation. It will be shown how the choice of a suited clocking scheme for the digital part reduces the switching noise, thus alleviating the problematic associated to limitations of performances in mixed-signal Analog/Digital Integrated Circuits. Simulation data of a pipelined XOR chain using both a single-phase and a two-phase clocking schemes, as well as of two nbit counters with different clocking styles lead, as conclusions, to recommend multiple clock-phase and asynchronous styles for reducing switching noise.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. D.J. Allstot et al., “Folded Source-Coupled Logic vs. CMOS Static Logic for Low-Noise Mixed-Signal ICs”, IEEE Trans. Circuits and Systems I, Vol. 40, pp. 553–563, Sept. 1993.

    Google Scholar 

  2. Y. Tsividis, “Mixed Analog-Digital VLSI Design and Technology”. McGraw-Hill, 1995.

    Google Scholar 

  3. H-T. Ng and D.J. Allstot, “CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuit”, IEEE Trans. VLSI Systems, Vol. 5, pp. 301–308, Sept. 1997.

    Google Scholar 

  4. E. Albuquerque et al., “NMOS Current-Balanced Logic”, Electronics Letters, Vol. 32, pp. 997–998, May 1996.

    Google Scholar 

  5. R. Jiménez et al., “Study and Analysis of Low-Voltage/Low-Power CMOS Logic Families for Low Switching Noise”, 9th Internat. Workshop on Power and Timing Modeling, Optimization and Simulation PATMOS’99, Kos Island, Greece, Oct. 1999.

    Google Scholar 

  6. P. Larsson and C. Svensson, “Noise in Digital Dynamic CMOS Circuits”, IEEE Journal of Solid-State Circuits, Vol. 29, pp. 655–662, June 1994.

    Google Scholar 

  7. S.R. Vemuru, “Effects of Simultaneous Switching Noise on the Tapered Buffer Design”, IEEE Trans. VLSI Systems, Vol. 5, pp. 290–300, Sept. 1997.

    Google Scholar 

  8. S.W. Song et al., “Accurate Modeling of Simultaneous Switching Noise in Low Voltage Digital VLSI”, Proc. ISCAS’99, Vol VI, pp. 210–213. 1999.

    Google Scholar 

  9. C.L. Seitz, “System Timing”, in Introduction to VLSI Systems, Cap. 7, Mead and Conway, editors. Addison-Wesley, 1980.

    Google Scholar 

  10. Yuan, J. and Svensson, C., “High-Speed CMOS Circuits Technique”, IEEE Journal of Solid State Circuits, vol. 24, pp. 62–70, 1989.

    Article  Google Scholar 

  11. Jiménez, R.: Una aportación al Diseño de Circuitos Integrados CMOS Autotemporizados. PhD. Thesis, Universidad de Sevilla, Julio 2000 (in Spanish).

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Universidad de Huelva, Spain

    R. Jiménez

  2. Instituto de Microelectrónica de Sevilla Centro Nacional de Microelectrónica/ Universidad de Sevilla, Edificio CICA, Avda. Reina Mercedes s/n, 41012, Sevilla, SPAIN

    A.J. Acosta, R. Jiménez, J. Juan, M.J. Bellido & M. Valencia

Authors
  1. A.J. Acosta
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. R. Jiménez
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. J. Juan
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. M.J. Bellido
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. M. Valencia
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Dept.of Electrical & Computer Engineering, Democritus University of Thrace, 67100, Xanthi, Greece

    Dimitrios Soudris

  2. Institute for Communication Theory and Signal Processing, University of Hanover, Appelstr.4, 30167, Hanover, Germany

    Peter Pirsch

  3. Institute for Microelectronic Systems, University of Hanover, Appelstr.4, 30167, Hanover, Germany

    Erich Barke

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Acosta, A., Jiménez, R., Juan, J., Bellido, M., Valencia, M. (2000). Influence of Clocking Strategies on the Design of Low Switching-Noise Digital and Mixed-Signal VLSI Circuits. In: Soudris, D., Pirsch, P., Barke, E. (eds) Integrated Circuit Design. PATMOS 2000. Lecture Notes in Computer Science, vol 1918. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45373-3_33

Download citation

  • DOI: https://doi.org/10.1007/3-540-45373-3_33

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-41068-3

  • Online ISBN: 978-3-540-45373-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation