Supercomputing pp 124-137

Performance analysis of multi-buffered packet-switching networks in multiprocessor systems

  • Hyunsoo Yoon
  • Kyungsook Y. Lee
  • Ming T. Liu
Session 2: Parallel Architectures

DOI: 10.1007/3-540-18991-2_9

Volume 297 of the book series Lecture Notes in Computer Science (LNCS)
Cite this paper as:
Yoon H., Lee K.Y., Liu M.T. (1988) Performance analysis of multi-buffered packet-switching networks in multiprocessor systems. In: Houstis E.N., Papatheodorou T.S., Polychronopoulos C.D. (eds) Supercomputing. Lecture Notes in Computer Science, vol 297. Springer, Berlin, Heidelberg

Abstract

In this paper, we extend Jenq [1]'s performance analysis method of single-buffered banyan networks, to be applicable for the multi-buffered packet-switching interconnection networks in multiprocessor systems. Earlier analyses on the buffered interconnection network performances assumed either single or infinite buffers at each input (output) port of a switch. As far as the multi-buffered interconnection network is concerned, only some simulation results for the delta networks have been known [2].

We first model the performance of the single-buffered delta networks using the state transition diagram of a buffer. We then extend the model to account for the multiple buffers.

The results of the multi-buffered delta networks obtained through this analytic approach are compared with the known simulation results. We also show the state equations for the multi-buffered data manipulator networks to demonstrate the generality of the model.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer-Verlag 1988

Authors and Affiliations

  • Hyunsoo Yoon
    • 1
  • Kyungsook Y. Lee
    • 1
  • Ming T. Liu
    • 1
  1. 1.Department of Computer and Information ScienceThe Ohio State UniversityColumbus