GRIP — a high-performance architecture for parallel graph reduction
GRIP is a high-performance parallel machine designed to execute functional programs using supercombinator graph reduction. It uses a high-bandwidth bus to provide access to a large, distributed shared memory, using intelligent memory units and packet-switching protocols to increase the number of processors which the bus can support. GRIP is also being programmed to support parallel Prolog and DACTL.
We outline GRIP's architecture and firmware, discuss the major design issues, and describe the current state of the project and our plans for the future.
- GRIP — a high-performance architecture for parallel graph reduction
- Book Title
- Functional Programming Languages and Computer Architecture
- Book Subtitle
- Portland, Oregon, USA, September 14–16, 1987 Proceedings
- pp 98-112
- Print ISBN
- Online ISBN
- Series Title
- Lecture Notes in Computer Science
- Series Volume
- Series ISSN
- Springer Berlin Heidelberg
- Copyright Holder
- Additional Links
- Industry Sectors
- eBook Packages
To view the rest of this content please follow the download PDF link above.