Abstract
In a multi-input an multi-output feedforward wavelet neural network, orthogonal wavelet basis functions are used as activate function instead of sigmoid function of feedforward network. This paper adresses the solution on processing biological data such as cardiac beats, audio and ultrasonic range, calculating wavelet coefficients in real time, with processor clock running at frequency of present ASIC’s and FPGA. The Paralell Filter Architecture for DWT has been improved, calculating wavelet coefficients in real time with hardware reduced up to 60%. The new architecture, which also processes IDWT, is implemented with the Radix-2 or the Booth-Wallace Constant multipliers. One integrated circuit Encoder/Decoder, ultrasonic range, is presented.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Mallat, S.G.: A theory for multiresolution signal decomposition: The wavelet representation. IEEE Trans. P. Anal. Machine Intell. 2, 674–693 (1989)
Mandal Mrinal, K., Sethuraman, P.: VLSI Implementation of Discrete Wavelet Transform. IEEE Trans. on VLSI Syst. 4 (1996)
Lu, Zhitao, Kim, Pearlman, William, A.: Wavelet Compression of ECG Signals by the Set Partitioning in Hierarchical Trees Algorithm. IEEE Trans. On Biomedical Eng. 47(7) (2000)
Rajoub, B.A.: An Efficient Coding Algorithm for the Compression of ECG Signal Using the Wavelet Transform. IEEE Tr. on B. Eng. 49(4) (2002)
Iyengar, S.S.: Foundations of wavelet network and applications. Chapman & Hall/ CRC Press LLC (2002)
Chakrabarti, Chaitali, Vishwnath, Mohan: Efficient realizations of the Discrete and Continuous Wavelet Transforms: From Single Chip Implementations to Mappings on SIMD Array Computers. IEEE Trans. on Signal Processing 43(3) (1995)
Parhi, K.K.: Synthesis of Control Circuits in Folded Pipelined DSP Architectures. IEEE Journal of Solid-State Circuits 27(1) (1992)
Vishwanath, M.: The Recursive Pyramid Algorithm for the Discrete Wavelet Transform. IEEE Trans. on Signal Processing 42(3) (1994)
Huluta, E., Petriu, E.M., Das, S.R., Al-Dhaer, A.H.: Discrete Wavelet Transform Architecture Using Fast Processing Elements. In: IEEE Inst. and Meas. Techn. Conference (2002)
Angrisani, L., Daponte, P., D’Apuzzo, M., Pietrosanto, A.: A VXI Signal Analyzer based on the Wavelet Transform. In: IEEE Inst. and Meas. Techn. Conference, May 1997, pp. 440–445 (1997)
Vishwanath, M., Owens, R.M.: A Common Architecture For the DWT and IDWT. IEEE, pp. 193–198 (1996)
Habib, S.E.-D.: An Efficient FPGA Implementation of a Wavelet Coder/Decoder. In: The 12th International Conference on Microelectronics, Tehran, October 31 – November 2 (2000)
Miaou, Shaou-Gang, Lin, Chih-Lung: A Quality-on-Demand Algorithm for Wavelet-Based Compression of electrocardiogram signals. IEEE Trans. on Biomedical Engineering 49(3) (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Cox, P.H., de Carvalho, A.A. (2006). FPGA Discrete Wavelet Transform Encoder/Decoder Implementation. In: King, I., Wang, J., Chan, LW., Wang, D. (eds) Neural Information Processing. ICONIP 2006. Lecture Notes in Computer Science, vol 4234. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11893295_123
Download citation
DOI: https://doi.org/10.1007/11893295_123
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-46484-6
Online ISBN: 978-3-540-46485-3
eBook Packages: Computer ScienceComputer Science (R0)