Abstract
This paper stresses why configurable computing is a promising target to guarantee the hardware security of ambient systems. Many works have focused on configurable computing to demonstrate its efficiency but as far as we know none have addressed the security issue from system to circuit levels. This paper recalls main hardware attacks before focusing on issues to build secure systems on configurable computing. Two complementary views are presented to provide a guide for security and main issues to make them a reality are discussed. As the security at the system and architecture levels is enforced by agility significant aspects related to that point are presented and illustrated through the AES algorithm. The goal of this paper is to make designers aware of that configurable computing is not just hardware accelerators for security primitives as most studies have focused on but a real solution to provide high-security/high-performance for the whole system.
This work is supported by the French DGA DSP/SREA under contract no. ERE 04 60 00 010.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Plessl, C., Enzler, R., Walder, H., Beutel, J., Platzner, M., Thiele, L., Troster, G.: The case for reconfigurable hardware in wearable computing. Personal and Ubiquitous Computing 7, 299–308 (2003)
Xenakis, C., Merakos, L.: Security in third generation mobile networks. Computer Communications 27, 638–650 (2004)
Guilley, S., Pacalet, R.: SoC security: a war against side-channels. Systeme sur puce electronique pour les telecommunications 59 (2004)
Cravotta, N.: Prying eyes. EDN (2002), http://www.edn.com/toc-archive/2002/20020926.html
Standaert, F.X., Van Oldenzeel, L.O.t., Samyde, D., Quisquater, J.J.: Power analysis of FPGAs: How practical is the attack? In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 701–711. Springer, Heidelberg (2003)
Anderson, R., Kuhn, M.: Tamper resistance - a cautionary note. In: Second USENIX Workshop on Electronic Commerce Proceedings, Oakland, California, USA (1996)
Wollinger, T., Paar, C.: Security aspects of FPGAs in cryptographic applications. In: Rosenstiel, W., Lysaght, P. (eds.) New Algorithms, Architectures, and Applications for Reconfigurable Computing. Kluwer, Dordrecht (2004)
Elbirt, A., Yip, W., Chetwynd, B., Paar, C.: An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9, 545–557 (2001)
Dandalis, A., Prasanna, V.: An adaptive cryptography engine for internet protocol security architectures. ACM Transactions on Design Automation of Electronic Systems (TODAES) 9, 333–353 (2004)
Gogniat, G., Wolf, T., Burleson, W.: Configurable security architecture for networked embedded systems. Technical report, ECE Department, University of Massachusetts, Amherst, USA (2004)
Bossuet, L., Gogniat, G., Burleson, W.: Dynamically configurable security for SRAM FPGA bitstreams. In: 11th Reconfigurable Architectures Workshop (RAW 2004), Santa Fé, New Mexico, USA (2004)
Schaumont, P., Verbauwhede, I.: Domain specific tools and methods for application in security processor design, pp. 365–383 (2002)
Gaj, K., Chodowiec, P.: Fast implementation and fair comparison of the final candidates for advanced encryption standard using field programmable gate arrays. In: Springer-Verlag (ed.) RSA Security Conf. - Cryptographer’s Trac, San Francisco, CA, USA, pp. 84–99 (2001)
McLoone, M., McCanny, J.: High performance single-chip FPGA rijndael algorithm implementations. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, pp. 65–76. Springer, Heidelberg (2001)
Standaert, F.X., Rouvroy, G., Quisquater, J.J., Legat, J.D.: A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact aes rijndael. In: ACM/SIGDA 11th International Symposium on Field Programmable Gate Arrays (FPGA 2003), Monterey, California, USA, pp. 216–224 (2003)
Saggese, G.P., Mazzeo, A., Mazzocca, N., Strollo, A.G.M.: An FPGA-based performance analysis of the unrolling, tiling, and pipelining of the AES algorithm. In: Cheung, P.Y.K., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 292–302. Springer, Heidelberg (2003)
Hodjat, A., Verbauwhede, I.: A 21.54 Gbits/s fully pipelined AES processor on FPGA. In: IEEE Symposium on Field -Programmable Custom Computing Machines (FCCM 2004) (2004)
Standaert, F.X., Rouvroy, G., Quisquater, J.J., Legat, J.D.: Efficient implementation of rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs. In: Walter, C.D., Koç, Ç.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 334–350. Springer, Heidelberg (2003)
Järvinen, K., Tommiska, M., Skyttä, J.: A fully pipelined memoryless 17.8 Gbps AES-128 encryptor. In: ACM/SIGDA 11th International Symposium on Field Programmable Gate Arrays (FPGA 2003), Monterey, California, USA, pp. 207–215 (2003)
Karri, R., Wu, K., Mishra, P., Kim, Y.: Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 21 (2002)
McMillan, S., Cameron, C.: JBits implementation of the advanced encryption standard (Rijndael). In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147. Springer, Heidelberg (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Gogniat, G., Burleson, W., Bossuet, L. (2005). Configurable Computing for High-Security/High-Performance Ambient Systems. In: Hämäläinen, T.D., Pimentel, A.D., Takala, J., Vassiliadis, S. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2005. Lecture Notes in Computer Science, vol 3553. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11512622_9
Download citation
DOI: https://doi.org/10.1007/11512622_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-26969-4
Online ISBN: 978-3-540-31664-0
eBook Packages: Computer ScienceComputer Science (R0)