Skip to main content
Book cover

Analog IC Reliability in Nanometer CMOS

  • Book
  • © 2013

Overview

  • Enables readers to understand long-term reliability of an integrated circuit
  • Reviews CMOS unreliability effects, with focus on those that will emerge in future CMOS nodes
  • Provides overview of models for key aging effects, as well as compact models that can be included in a circuit simulator, with model parameters for advanced CMOS technology
  • Describes existing reliability simulators, along with techniques to analyze the impact of process variations and aging on an arbitrary analog circuit
  • Includes supplementary material: sn.pub/extras

Part of the book series: Analog Circuits and Signal Processing (ACSP)

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (7 chapters)

Keywords

About this book

This book focuses on modeling, simulation and analysis of analog circuit aging. First, all important nanometer CMOS physical effects resulting in circuit unreliability are reviewed. Then, transistor aging compact models for circuit simulation are discussed and several methods for efficient circuit reliability simulation are explained and compared. Ultimately, the impact of transistor aging on analog circuits is studied. Aging-resilient and aging-immune circuits are identified and the impact of technology scaling is discussed.

The models and simulation techniques described in the book are intended as an aid for device engineers, circuit designers and the EDA community to understand and to mitigate the impact of aging effects on nanometer CMOS ICs.

Authors and Affiliations

  • , ESAT-MICAS, KU Leuven, Heverlee, Belgium

    Elie Maricau, Georges Gielen

Bibliographic Information

Publish with us